RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-09 05:13:01 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Simplify definition of FP move instructions.

Browse Source 
llvm-svn: 141476
This commit is contained in:
Akira Hatanaka 2011-10-08 03:50:18 +00:00
parent 7780dcc74e
commit 4a78bb776f
2 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/Mips/MipsInstrFPU.td
View File

@ -163,10 +163,11 @@ let fd = 0 in {
[(set FGR32:$fs, (bitconvert CPURegs:$rt))]>;
}
def FMOV_S32 : FFR<0x11, 0b000110, 0x0, (outs FGR32:$fd), (ins FGR32:$fs),
"mov.s\t$fd, $fs", []>;
def FMOV_D32 : FFR<0x11, 0b000110, 0x1, (outs AFGR64:$fd), (ins AFGR64:$fs),
"mov.d\t$fd, $fs", []>;
def FMOV_S : FFR1<0x6, 16, "mov", "s", FGR32, FGR32>;
def FMOV_D32 : FFR1<0x6, 17, "mov", "d", AFGR64, AFGR64>,
Requires<[NotFP64bit]>;
def FMOV_D64 : FFR1<0x6, 17, "mov", "d", FGR64, FGR64>,
Requires<[IsFP64bit]>;
/// Floating Point Memory Instructions
let Predicates = [IsNotSingleFloat] in {

2
lib/Target/Mips/MipsInstrInfo.cpp
View File

@ -119,7 +119,7 @@ copyPhysReg(MachineBasicBlock &MBB,
Opc = Mips::MTLO, DestReg = 0;
}
else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))
Opc = Mips::FMOV_S32;
Opc = Mips::FMOV_S;
else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))
Opc = Mips::FMOV_D32;
else if (Mips::CCRRegClass.contains(DestReg, SrcReg))