RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-04 00:31:54 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Allow non zero_reg explicit values for OptionalDefOperands in aliases.

Browse Source 
llvm-svn: 138073
This commit is contained in:
Jim Grosbach 2011-08-19 20:33:06 +00:00
parent 8952a2e87e
commit 4e811b51eb
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
utils/TableGen/CodeGenInstruction.cpp
View File

@ -424,6 +424,13 @@ bool CodeGenInstAlias::tryAliasOpMatch(DagInit *Result, unsigned AliasOpNo,
// Handle explicit registers. // Handle explicit registers.
if (ADI && ADI->getDef()->isSubClassOf("Register")) { if (ADI && ADI->getDef()->isSubClassOf("Register")) {
if (InstOpRec->isSubClassOf("OptionalDefOperand")) {
DagInit *DI = InstOpRec->getValueAsDag("MIOperandInfo");
// The operand info should only have a single (register) entry. We
// want the register class of it.
InstOpRec = dynamic_cast<DefInit*>(DI->getArg(0))->getDef();
}
if (InstOpRec->isSubClassOf("RegisterOperand")) if (InstOpRec->isSubClassOf("RegisterOperand"))
InstOpRec = InstOpRec->getValueAsDef("RegClass"); InstOpRec = InstOpRec->getValueAsDef("RegClass");