RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-04 17:56:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

"trap" pseudo-op turned out to be apple-local.

Browse Source 
Temporary emit it as raw bytes until it will be added to binutils as well.

llvm-svn: 103878
This commit is contained in:
Anton Korobeynikov 2010-05-15 17:19:20 +00:00
parent a1f4042939
commit 4f8b48d8c6
2 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/ARM/ARMInstrInfo.td
View File

@ -791,8 +791,11 @@ def DBG : AI<(outs), (ins i32imm:$opt), MiscFrm, NoItinerary, "dbg", "\t$opt",
} }
// A5.4 Permanently UNDEFINED instructions. // A5.4 Permanently UNDEFINED instructions.
// FIXME: Temporary emitted as raw bytes until this pseudo-op will be added to
// binutils
let isBarrier = 1, isTerminator = 1 in let isBarrier = 1, isTerminator = 1 in
def TRAP : AXI<(outs), (ins), MiscFrm, NoItinerary, "trap", [(trap)]>, def TRAP : AXI<(outs), (ins), MiscFrm, NoItinerary,
".long 0xe7ffdefe @ trap", [(trap)]>,
Requires<[IsARM]> { Requires<[IsARM]> {
let Inst{27-25} = 0b011; let Inst{27-25} = 0b011;
let Inst{24-20} = 0b11111; let Inst{24-20} = 0b11111;

5
lib/Target/ARM/ARMInstrThumb.td
View File

@ -419,8 +419,11 @@ def tSVC : T1pI<(outs), (ins i32imm:$svc), IIC_Br, "svc", "\t$svc", []>,
// A8.6.16 B: Encoding T1 // A8.6.16 B: Encoding T1
// If Inst{11-8} == 0b1110 then UNDEFINED // If Inst{11-8} == 0b1110 then UNDEFINED
// FIXME: Temporary emitted as raw bytes until this pseudo-op will be added to
// binutils
let isBarrier = 1, isTerminator = 1 in let isBarrier = 1, isTerminator = 1 in
def tTRAP : TI<(outs), (ins), IIC_Br, "trap", [(trap)]>, Encoding16 { def tTRAP : TI<(outs), (ins), IIC_Br,
".word 0xdefe @ trap", [(trap)]>, Encoding16 {
let Inst{15-12} = 0b1101; let Inst{15-12} = 0b1101;
let Inst{11-8} = 0b1110; let Inst{11-8} = 0b1110;
} }