RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-08 13:26:19 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

remove hasAllocatedReg

Browse Source 
llvm-svn: 28103
This commit is contained in:
Chris Lattner 2006-05-04 17:56:20 +00:00
parent 685568510a
commit 57eca0ab4f
1 changed files with 5 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
include/llvm/CodeGen/MachineInstr.h
View File

@ -150,16 +150,11 @@ public:
///
UseType getUseType() const { return UseType(flags & (USEFLAG|DEFFLAG)); }
/// isRegister - Return true if this operand is a register operand.
///
bool isRegister() const {
return opType == MO_VirtualRegister;
}
/// Accessors that tell you what kind of MachineOperand you're looking at.
///
bool isMachineBasicBlock() const { return opType == MO_MachineBasicBlock; }
bool isRegister() const { return opType == MO_VirtualRegister; }
bool isImmediate() const { return opType == MO_Immediate; }
bool isMachineBasicBlock() const { return opType == MO_MachineBasicBlock; }
bool isFrameIndex() const { return opType == MO_FrameIndex; }
bool isConstantPoolIndex() const { return opType == MO_ConstantPoolIndex; }
bool isJumpTableIndex() const { return opType == MO_JumpTableIndex; }
@ -212,25 +207,17 @@ public:
bool isDef () const { return flags & DEFFLAG; }
MachineOperand& setDef () { flags |= DEFFLAG; return *this; }
/// hasAllocatedReg - Returns true iff a machine register has been
/// allocated to this operand.
///
bool hasAllocatedReg() const {
return extra.regNum >= 0 && opType == MO_VirtualRegister;
}
/// getReg - Returns the register number. It is a runtime error to call this
/// if a register is not allocated.
/// getReg - Returns the register number.
///
unsigned getReg() const {
assert(hasAllocatedReg());
assert(isRegister() && "This is not a register operand!");
return extra.regNum;
}
/// MachineOperand mutators.
///
void setReg(unsigned Reg) {
assert(hasAllocatedReg() && "This operand cannot have a register number!");
assert(isRegister() && "This is not a register operand!");
extra.regNum = Reg;
}