RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-15 16:07:49 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix typo, SSE1 should be used by XS, not SSE2

Browse Source 
llvm-svn: 106357
This commit is contained in:
Bruno Cardoso Lopes 2010-06-18 23:53:27 +00:00
parent 10fa91df80
commit 5af812b35b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/X86/X86InstrFormats.td
View File

@ -219,7 +219,7 @@ class SI<bits<8> o, Format F, dag outs, dag ins, string asm, list<dag> pattern>
: I<o, F, outs, ins, asm, pattern> { : I<o, F, outs, ins, asm, pattern> {
let Predicates = !if(hasVEX_4VPrefix /* VEX_4V */, let Predicates = !if(hasVEX_4VPrefix /* VEX_4V */,
!if(!eq(Prefix, 11 /* XD */), [HasAVX, HasSSE2], [HasAVX, HasSSE1]), !if(!eq(Prefix, 11 /* XD */), [HasAVX, HasSSE2], [HasAVX, HasSSE1]),
!if(!eq(Prefix, 12 /* XS */), [HasSSE2], [HasSSE1])); !if(!eq(Prefix, 12 /* XS */), [HasSSE1], [HasSSE2]));
// AVX instructions have a 'v' prefix in the mnemonic // AVX instructions have a 'v' prefix in the mnemonic
let AsmString = !if(hasVEX_4VPrefix, !strconcat("v", asm), asm); let AsmString = !if(hasVEX_4VPrefix, !strconcat("v", asm), asm);