RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:50:30 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix assert(0) conversion, as suggested by Chris.

Browse Source 
llvm-svn: 75423
This commit is contained in:
Torok Edwin 2009-07-12 20:07:01 +00:00
parent 29416147f7
commit 67153904ec
4 changed files with 19 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/CodeGen/IfConversion.cpp
View File

@ -1132,10 +1132,10 @@ void IfConverter::PredicateBlock(BBInfo &BBI,
if (TII->isPredicated(I))
continue;
if (!TII->PredicateInstruction(I, Cond)) {
std::string msg;
raw_string_ostream Msg(msg);
Msg << "Unable to predicate " << *I << "!";
llvm_report_error(Msg.str());
#ifndef NDEBUG
cerr << "Unable to predicate " << *I << "!\n";
#endif
llvm_unreachable();
}
}
@ -1168,10 +1168,10 @@ void IfConverter::CopyAndPredicateBlock(BBInfo &ToBBI, BBInfo &FromBBI,
if (!isPredicated)
if (!TII->PredicateInstruction(MI, Cond)) {
std::string msg;
raw_string_ostream Msg(msg);
Msg << "Unable to predicate " << *MI << "!";
llvm_report_error(Msg.str());
#ifndef NDEBUG
cerr << "Unable to predicate " << *I << "!\n";
#endif
llvm_unreachable();
}
}

5
lib/CodeGen/PreAllocSplitting.cpp
View File

@ -1035,10 +1035,7 @@ bool PreAllocSplitting::SplitRegLiveInterval(LiveInterval *LI) {
CurrLI->FindLiveRangeContaining(LIs->getUseIndex(BarrierIdx));
VNInfo *ValNo = LR->valno;
if (ValNo->isUnused()) {
// Defined by a dead def? How can this be?
LLVM_UNREACHABLE("Val# is defined by a dead def?");
}
assert(!ValNo->isUnused() && "Val# is defined by a dead def?");
MachineInstr *DefMI = ValNo->isDefAccurate()
? LIs->getInstructionFromIndex(ValNo->def) : NULL;

5
lib/CodeGen/RegisterScavenging.cpp
View File

@ -459,9 +459,8 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
Reg = Candidates.find_next(Reg);
}
if (ScavengedReg != 0) {
LLVM_UNREACHABLE("Scavenger slot is live, unable to scavenge another register!");
}
assert(ScavengedReg == 0 &&
"Scavenger slot is live, unable to scavenge another register!");
// Spill the scavenged register before I.
TII->storeRegToStackSlot(*MBB, I, SReg, true, ScavengingFrameIndex, RC);

13
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -152,9 +152,12 @@ namespace llvm {
// basic blocks, and the scheduler passes ownership of it to this method.
MachineBasicBlock *TargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
MachineBasicBlock *MBB) const {
llvm_report_error("If a target marks an instruction with "
"'usesCustomDAGSchedInserter', it must implement "
"TargetLowering::EmitInstrWithCustomInserter!");
#ifndef NDEBUG
cerr << "If a target marks an instruction with "
"'usesCustomDAGSchedInserter', it must implement "
"TargetLowering::EmitInstrWithCustomInserter!";
#endif
llvm_unreachable();
return 0;
}
@ -831,8 +834,8 @@ void SelectionDAGISel::SelectAllBasicBlocks(Function &Fn,
cerr << "FastISel miss: ";
BI->dump();
}
if (EnableFastISelAbort)
LLVM_UNREACHABLE("FastISel didn't handle a PHI in a successor");
assert(!EnableFastISelAbort &&
"FastISel didn't handle a PHI in a successor");
break;
}