RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:50:30 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

This method belonged in VirtRegMap.

Browse Source 
llvm-svn: 126002
This commit is contained in:
Jakob Stoklund Olesen 2011-02-19 00:38:43 +00:00
parent 6d746aa534
commit 69bc9ac5f7
3 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/CodeGen/LiveRangeEdit.cpp
View File

@ -19,18 +19,13 @@
using namespace llvm;
unsigned LiveRangeEdit::getOriginal(const VirtRegMap &vrm) const {
unsigned Orig = vrm.getPreSplitReg(getReg());
return Orig ? Orig : getReg();
}
LiveInterval &LiveRangeEdit::create(MachineRegisterInfo &mri,
LiveIntervals &lis,
VirtRegMap &vrm) {
const TargetRegisterClass *RC = mri.getRegClass(getReg());
unsigned VReg = mri.createVirtualRegister(RC);
vrm.grow();
vrm.setIsSplitFromReg(VReg, getOriginal(vrm));
vrm.setIsSplitFromReg(VReg, vrm.getOriginal(getReg()));
LiveInterval &li = lis.getOrCreateInterval(VReg);
newRegs_.push_back(&li);
return li;

4
lib/CodeGen/LiveRangeEdit.h
View File

@ -73,10 +73,6 @@ public:
LiveInterval &getParent() const { return parent_; }
unsigned getReg() const { return parent_.reg; }
/// getOriginal - Return the original virtual register that parent descends
/// from through splitting. The original was not created by splitting.
unsigned getOriginal(const VirtRegMap&) const;
/// Iterator for accessing the new registers added by this edit.
typedef SmallVectorImpl<LiveInterval*>::const_iterator iterator;
iterator begin() const { return newRegs_.begin()+firstNew_; }

9
lib/CodeGen/VirtRegMap.h
View File

@ -218,6 +218,15 @@ namespace llvm {
return Virt2SplitMap[virtReg];
}
/// getOriginal - Return the original virtual register that VirtReg descends
/// from through splitting.
/// A register that was not created by splitting is its own original.
/// This operation is idempotent.
unsigned getOriginal(unsigned VirtReg) const {
unsigned Orig = getPreSplitReg(VirtReg);
return Orig ? Orig : VirtReg;
}
/// @brief returns true if the specified virtual register is not
/// mapped to a stack slot or rematerialized.
bool isAssignedReg(unsigned virtReg) const {