RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-04 00:31:54 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix a bug in the ComputeMaskedBits logic for multiply.

Browse Source 
llvm-svn: 50793
This commit is contained in:
Dan Gohman 2008-05-07 00:35:55 +00:00
parent a7619e13ed
commit 6ea87fa437
3 changed files with 14 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -1244,8 +1244,8 @@ void SelectionDAG::ComputeMaskedBits(SDOperand Op, const APInt &Mask,
unsigned TrailZ = KnownZero.countTrailingOnes() + unsigned TrailZ = KnownZero.countTrailingOnes() +
KnownZero2.countTrailingOnes(); KnownZero2.countTrailingOnes();
unsigned LeadZ = std::max(KnownZero.countLeadingOnes() + unsigned LeadZ = std::max(KnownZero.countLeadingOnes() +
KnownZero2.countLeadingOnes() + KnownZero2.countLeadingOnes(),
1, BitWidth) - BitWidth; BitWidth) - BitWidth;
TrailZ = std::min(TrailZ, BitWidth); TrailZ = std::min(TrailZ, BitWidth);
LeadZ = std::min(LeadZ, BitWidth); LeadZ = std::min(LeadZ, BitWidth);

4
lib/Transforms/Scalar/InstructionCombining.cpp
View File

@ -767,8 +767,8 @@ void InstCombiner::ComputeMaskedBits(Value *V, const APInt &Mask,
unsigned TrailZ = KnownZero.countTrailingOnes() + unsigned TrailZ = KnownZero.countTrailingOnes() +
KnownZero2.countTrailingOnes(); KnownZero2.countTrailingOnes();
unsigned LeadZ = std::max(KnownZero.countLeadingOnes() + unsigned LeadZ = std::max(KnownZero.countLeadingOnes() +
KnownZero2.countLeadingOnes() + KnownZero2.countLeadingOnes(),
1, BitWidth) - BitWidth; BitWidth) - BitWidth;
TrailZ = std::min(TrailZ, BitWidth); TrailZ = std::min(TrailZ, BitWidth);
LeadZ = std::min(LeadZ, BitWidth); LeadZ = std::min(LeadZ, BitWidth);

10
test/Transforms/InstCombine/mul-masked-bits.ll Normal file
View File

@ -0,0 +1,10 @@
; RUN: llvm-as < %s | opt -instcombine | llvm-dis | grep ashr
define i32 @foo(i32 %x, i32 %y) {
%a = and i32 %x, 7
%b = and i32 %y, 7
%c = mul i32 %a, %b
%d = shl i32 %c, 26
%e = ashr i32 %d, 26
ret i32 %e
}