RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-03-07 11:59:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

fix typos; NFC

Browse Source 
llvm-svn: 258567
This commit is contained in:
Sanjay Patel 2016-01-22 22:09:41 +00:00
parent 28c07122cf
commit 6ef10254c1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86ISelLowering.cpp
View File

@ -13552,7 +13552,7 @@ static SDValue LowerTruncateVecI1(SDValue Op, SelectionDAG &DAG,
SDValue In = Op.getOperand(0);
MVT InVT = In.getSimpleValueType();
assert(VT.getVectorElementType() == MVT::i1 && "Unexected vector type.");
assert(VT.getVectorElementType() == MVT::i1 && "Unexpected vector type.");
// Shift LSB to MSB and use VPMOVB2M - SKX.
unsigned ShiftInx = InVT.getScalarSizeInBits() - 1;
@ -13585,7 +13585,7 @@ static SDValue LowerTruncateVecI1(SDValue Op, SelectionDAG &DAG,
if (InVT.getSizeInBits() < 512 &&
(InVT.getScalarType() == MVT::i8 || InVT.getScalarType() == MVT::i16 ||
!Subtarget->hasVLX())) {
assert((NumElts == 8 || NumElts == 16) && "Unexected vector type.");
assert((NumElts == 8 || NumElts == 16) && "Unexpected vector type.");
// TESTD/Q should be used (if BW supported we use CVT2MASK above),
// so vector should be extended to packed dword/qword.