mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-13 17:00:01 +00:00
Preserve more memory operands in ARMExpandPseudo.
I don't think this affects anything but verbose assembly. llvm-svn: 146787
This commit is contained in:
parent
9c8c9a8f62
commit
7d7ba18ad7
@ -631,6 +631,8 @@ void ARMExpandPseudo::ExpandLaneOp(MachineBasicBlock::iterator &MBBI) {
|
||||
// Add an implicit def for the super-register.
|
||||
MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
|
||||
TransferImpOps(MI, MIB, MIB);
|
||||
// Transfer memoperands.
|
||||
MIB->setMemRefs(MI.memoperands_begin(), MI.memoperands_end());
|
||||
MI.eraseFromParent();
|
||||
}
|
||||
|
||||
@ -1024,6 +1026,7 @@ bool ARMExpandPseudo::ExpandMI(MachineBasicBlock &MBB,
|
||||
// Add an implicit def for the super-register.
|
||||
MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
|
||||
TransferImpOps(MI, MIB, MIB);
|
||||
MIB.setMemRefs(MI.memoperands_begin(), MI.memoperands_end());
|
||||
MI.eraseFromParent();
|
||||
return true;
|
||||
}
|
||||
@ -1054,6 +1057,7 @@ bool ARMExpandPseudo::ExpandMI(MachineBasicBlock &MBB,
|
||||
MIB->addRegisterKilled(SrcReg, TRI, true);
|
||||
|
||||
TransferImpOps(MI, MIB, MIB);
|
||||
MIB.setMemRefs(MI.memoperands_begin(), MI.memoperands_end());
|
||||
MI.eraseFromParent();
|
||||
return true;
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user