RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-17 16:46:50 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add Target class for X86 target

Browse Source 
llvm-svn: 7523
This commit is contained in:
Chris Lattner 2003-08-03 18:19:37 +00:00
parent 6b3f365906
commit 7ef512fec1
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
lib/Target/X86/X86.td
View File

@ -15,3 +15,20 @@ include "../Target.td"
include "X86RegisterInfo.td"
//===----------------------------------------------------------------------===//
// Instruction Descriptions
//===----------------------------------------------------------------------===//
def X86InstrInfo : InstrInfo {
}
def X86 : Target {
// Specify the callee saved registers.
set CalleeSavedRegisters = [ESI, EDI, EBX, EBP];
// Yes, pointers are 32-bits in size.
set PointerType = i32;
// Information about the instructions...
set InstructionSet = X86InstrInfo;
}