mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-26 05:27:43 +00:00
Remove dead member variables of SparcV9SchedInfo and TargetSchedInfo
llvm-svn: 11994
This commit is contained in:
parent
a7db4ff17a
commit
8303cb575e
@ -191,16 +191,6 @@ struct TargetSchedInfo {
|
||||
unsigned maxNumIssueTotal;
|
||||
int longestIssueConflict;
|
||||
|
||||
int branchMispredictPenalty; // 4 for SPARC IIi
|
||||
int branchTargetUnknownPenalty; // 2 for SPARC IIi
|
||||
int l1DCacheMissPenalty; // 7 or 9 for SPARC IIi
|
||||
int l1ICacheMissPenalty; // ? for SPARC IIi
|
||||
|
||||
bool inOrderLoads; // true for SPARC IIi
|
||||
bool inOrderIssue; // true for SPARC IIi
|
||||
bool inOrderExec; // false for most architectures
|
||||
bool inOrderRetire; // true for most architectures
|
||||
|
||||
protected:
|
||||
inline const InstrRUsage& getInstrRUsage(MachineOpCode opCode) const {
|
||||
assert(opCode >= 0 && opCode < (int) instrRUsages.size());
|
||||
|
@ -749,16 +749,6 @@ SparcV9SchedInfo::SparcV9SchedInfo(const TargetMachine& tgt)
|
||||
maxNumIssueTotal = 4;
|
||||
longestIssueConflict = 0; // computed from issuesGaps[]
|
||||
|
||||
branchMispredictPenalty = 4; // 4 for SPARC IIi
|
||||
branchTargetUnknownPenalty = 2; // 2 for SPARC IIi
|
||||
l1DCacheMissPenalty = 8; // 7 or 9 for SPARC IIi
|
||||
l1ICacheMissPenalty = 8; // ? for SPARC IIi
|
||||
|
||||
inOrderLoads = true; // true for SPARC IIi
|
||||
inOrderIssue = true; // true for SPARC IIi
|
||||
inOrderExec = false; // false for most architectures
|
||||
inOrderRetire= true; // true for most architectures
|
||||
|
||||
// must be called after above parameters are initialized.
|
||||
initializeResources();
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user