RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-04 00:31:54 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

fix some bugs in the implementation of SHL_PARTS and friends.

Browse Source 
llvm-svn: 21004
This commit is contained in:
Chris Lattner 2005-04-02 04:00:59 +00:00
parent 92920b74a0
commit 8be5696874
2 changed files with 38 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -125,7 +125,9 @@ private:
SDOperand Source); SDOperand Source);
bool ExpandShift(unsigned Opc, SDOperand Op, SDOperand Amt, bool ExpandShift(unsigned Opc, SDOperand Op, SDOperand Amt,
SDOperand &Lo, SDOperand &Hi); SDOperand &Lo, SDOperand &Hi);
void ExpandByParts(unsigned NodeOp, SDOperand Op, SDOperand Amt, void ExpandShiftParts(unsigned NodeOp, SDOperand Op, SDOperand Amt,
SDOperand &Lo, SDOperand &Hi);
void ExpandByParts(unsigned NodeOp, SDOperand LHS, SDOperand RHS,
SDOperand &Lo, SDOperand &Hi); SDOperand &Lo, SDOperand &Hi);
SDOperand getIntPtrConstant(uint64_t Val) { SDOperand getIntPtrConstant(uint64_t Val) {
@ -825,7 +827,10 @@ SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
break; break;
} }
case ISD::ADD_PARTS: case ISD::ADD_PARTS:
case ISD::SUB_PARTS: { case ISD::SUB_PARTS:
case ISD::SHL_PARTS:
case ISD::SRA_PARTS:
case ISD::SRL_PARTS: {
std::vector<SDOperand> Ops; std::vector<SDOperand> Ops;
bool Changed = false; bool Changed = false;
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
@ -1307,6 +1312,22 @@ ExpandByParts(unsigned NodeOp, SDOperand LHS, SDOperand RHS,
Hi = Lo.getValue(1); Hi = Lo.getValue(1);
} }
void SelectionDAGLegalize::ExpandShiftParts(unsigned NodeOp,
SDOperand Op, SDOperand Amt,
SDOperand &Lo, SDOperand &Hi) {
// Expand the subcomponents.
SDOperand LHSL, LHSH;
ExpandOp(Op, LHSL, LHSH);
std::vector<SDOperand> Ops;
Ops.push_back(LHSL);
Ops.push_back(LHSH);
Ops.push_back(Amt);
Lo = DAG.getNode(NodeOp, LHSL.getValueType(), Ops);
Hi = Lo.getValue(1);
}
/// ExpandShift - Try to find a clever way to expand this shift operation out to /// ExpandShift - Try to find a clever way to expand this shift operation out to
/// smaller elements. If we can't find a way that is more efficient than a /// smaller elements. If we can't find a way that is more efficient than a
/// libcall on this target, return false. Otherwise, return true with the /// libcall on this target, return false. Otherwise, return true with the
@ -1753,8 +1774,8 @@ void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
// If this target supports SHL_PARTS, use it. // If this target supports SHL_PARTS, use it.
if (TLI.getOperationAction(ISD::SHL_PARTS, NVT) == TargetLowering::Legal) { if (TLI.getOperationAction(ISD::SHL_PARTS, NVT) == TargetLowering::Legal) {
ExpandByParts(ISD::SHL_PARTS, Node->getOperand(0), Node->getOperand(1), ExpandShiftParts(ISD::SHL_PARTS, Node->getOperand(0), Node->getOperand(1),
Lo, Hi); Lo, Hi);
break; break;
} }
@ -1769,8 +1790,8 @@ void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
// If this target supports SRA_PARTS, use it. // If this target supports SRA_PARTS, use it.
if (TLI.getOperationAction(ISD::SRA_PARTS, NVT) == TargetLowering::Legal) { if (TLI.getOperationAction(ISD::SRA_PARTS, NVT) == TargetLowering::Legal) {
ExpandByParts(ISD::SRA_PARTS, Node->getOperand(0), Node->getOperand(1), ExpandShiftParts(ISD::SRA_PARTS, Node->getOperand(0), Node->getOperand(1),
Lo, Hi); Lo, Hi);
break; break;
} }
@ -1784,8 +1805,8 @@ void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
// If this target supports SRL_PARTS, use it. // If this target supports SRL_PARTS, use it.
if (TLI.getOperationAction(ISD::SRL_PARTS, NVT) == TargetLowering::Legal) { if (TLI.getOperationAction(ISD::SRL_PARTS, NVT) == TargetLowering::Legal) {
ExpandByParts(ISD::SRL_PARTS, Node->getOperand(0), Node->getOperand(1), ExpandShiftParts(ISD::SRL_PARTS, Node->getOperand(0), Node->getOperand(1),
Lo, Hi); Lo, Hi);
break; break;
} }

12
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -907,6 +907,14 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
case ISD::DYNAMIC_STACKALLOC: // DYNAMIC_STACKALLOC produces pointer and chain case ISD::DYNAMIC_STACKALLOC: // DYNAMIC_STACKALLOC produces pointer and chain
N->setValueTypes(VT, MVT::Other); N->setValueTypes(VT, MVT::Other);
break; break;
case ISD::SRA_PARTS:
case ISD::SRL_PARTS:
case ISD::SHL_PARTS: {
std::vector<MVT::ValueType> V(N->getNumOperands()-1, VT);
N->setValueTypes(V);
break;
}
} }
// FIXME: memoize NODES // FIXME: memoize NODES
@ -924,9 +932,7 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
default: default:
// FIXME: MEMOIZE!! // FIXME: MEMOIZE!!
SDNode *N = new SDNode(Opcode, Children); SDNode *N = new SDNode(Opcode, Children);
if (Opcode != ISD::ADD_PARTS && Opcode != ISD::SUB_PARTS && if (Opcode != ISD::ADD_PARTS && Opcode != ISD::SUB_PARTS) {
Opcode != ISD::SRA_PARTS && Opcode != ISD::SRL_PARTS &&
Opcode != ISD::SHL_PARTS) {
N->setValueTypes(VT); N->setValueTypes(VT);
} else { } else {
std::vector<MVT::ValueType> V(N->getNumOperands()/2, VT); std::vector<MVT::ValueType> V(N->getNumOperands()/2, VT);