RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-23 20:34:58 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Changed the table generator so that the X86

Browse Source 
disassembler never recognizes InitReg instructions.

llvm-svn: 97017
This commit is contained in:
Sean Callanan 2010-02-24 02:56:25 +00:00
parent 3eacf455a0
commit a5bd688c68
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
utils/TableGen/X86RecognizableInstr.cpp
View File

@ -282,6 +282,10 @@ RecognizableInstr::filter_ret RecognizableInstr::filter() const {
IsCodeGenOnly)
return FILTER_STRONG;
if (Form == X86Local::MRMInitReg)
return FILTER_STRONG;
// Filter out instructions with a LOCK prefix;
// prefer forms that do not have the prefix
if (HasLockPrefix)
@ -353,9 +357,6 @@ RecognizableInstr::filter_ret RecognizableInstr::filter() const {
if (AsmString.find("subreg") != AsmString.npos)
return FILTER_STRONG;
assert(Form != X86Local::MRMInitReg &&
"FORMAT_MRMINITREG instruction not skipped");
if (HasFROperands && Name.find("MOV") != Name.npos &&
((Name.find("2") != Name.npos && Name.find("32") == Name.npos) ||
(Name.find("to") != Name.npos)))