RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-07 03:40:35 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

GlobalISel: mark float/int conversions legal

Browse Source 
llvm-svn: 279839
This commit is contained in:
Tim Northover 2016-08-26 17:45:58 +00:00
parent 327342b2d5
commit aa17b67046
2 changed files with 80 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Target/AArch64/AArch64MachineLegalizer.cpp
View File

@ -120,6 +120,20 @@ AArch64MachineLegalizer::AArch64MachineLegalizer() {
for (auto Ty : { s8, s16, s32, s64 })
setAction({G_TRUNC, 1, Ty}, Legal);
// Conversions
for (auto Ty : { s1, s8, s16, s32, s64 }) {
setAction({G_FPTOSI, 0, Ty}, Legal);
setAction({G_FPTOUI, 0, Ty}, Legal);
setAction({G_SITOFP, 1, Ty}, Legal);
setAction({G_UITOFP, 1, Ty}, Legal);
}
for (auto Ty : { s32, s64 }) {
setAction({G_FPTOSI, 1, Ty}, Legal);
setAction({G_FPTOUI, 1, Ty}, Legal);
setAction({G_SITOFP, 0, Ty}, Legal);
setAction({G_UITOFP, 0, Ty}, Legal);
}
// Control-flow
setAction({G_BR, LLT::unsized()}, Legal);

66
test/CodeGen/AArch64/GlobalISel/legalize-simple.mir
View File

@ -18,6 +18,27 @@ registers:
- { id: 1, class: _ }
- { id: 2, class: _ }
- { id: 3, class: _ }
- { id: 4, class: _ }
- { id: 5, class: _ }
- { id: 6, class: _ }
- { id: 7, class: _ }
- { id: 8, class: _ }
- { id: 9, class: _ }
- { id: 10, class: _ }
- { id: 11, class: _ }
- { id: 12, class: _ }
- { id: 13, class: _ }
- { id: 14, class: _ }
- { id: 15, class: _ }
- { id: 16, class: _ }
- { id: 17, class: _ }
- { id: 18, class: _ }
- { id: 19, class: _ }
- { id: 20, class: _ }
- { id: 21, class: _ }
- { id: 22, class: _ }
- { id: 23, class: _ }
- { id: 24, class: _ }
body: |
bb.0.entry:
liveins: %x0, %x1, %x2, %x3
@ -35,4 +56,49 @@ body: |
G_BRCOND s1 %3, %bb.1.next
bb.1.next:
%4(32) = G_TRUNC { s32, s64 } %0
; CHECK: %5(1) = G_FPTOSI { s1, s32 } %4
; CHECK: %6(8) = G_FPTOUI { s8, s32 } %4
; CHECK: %7(16) = G_FPTOSI { s16, s32 } %4
; CHECK: %8(32) = G_FPTOUI { s32, s32 } %4
; CHECK: %9(64) = G_FPTOSI { s64, s32 } %4
%5(1) = G_FPTOSI { s1, s32 } %4
%6(8) = G_FPTOUI { s8, s32 } %4
%7(16) = G_FPTOSI { s16, s32 } %4
%8(32) = G_FPTOUI { s32, s32 } %4
%9(64) = G_FPTOSI { s64, s32 } %4
; CHECK: %10(1) = G_FPTOUI { s1, s64 } %0
; CHECK: %11(8) = G_FPTOSI { s8, s64 } %0
; CHECK: %12(16) = G_FPTOUI { s16, s64 } %0
; CHECK: %13(32) = G_FPTOSI { s32, s64 } %0
; CHECK: %14(32) = G_FPTOUI { s64, s64 } %0
%10(1) = G_FPTOUI { s1, s64 } %0
%11(8) = G_FPTOSI { s8, s64 } %0
%12(16) = G_FPTOUI { s16, s64 } %0
%13(32) = G_FPTOSI { s32, s64 } %0
%14(32) = G_FPTOUI { s64, s64 } %0
; CHECK: %15(32) = G_UITOFP { s32, s1 } %5
; CHECK: %16(32) = G_SITOFP { s32, s8 } %11
; CHECK: %17(32) = G_UITOFP { s32, s16 } %7
; CHECK: %18(32) = G_SITOFP { s32, s32 } %4
; CHECK: %19(32) = G_UITOFP { s32, s64 } %0
%15(32) = G_UITOFP { s32, s1 } %5
%16(32) = G_SITOFP { s32, s8 } %11
%17(32) = G_UITOFP { s32, s16 } %7
%18(32) = G_SITOFP { s32, s32 } %4
%19(32) = G_UITOFP { s32, s64 } %0
; CHECK: %20(64) = G_SITOFP { s64, s1 } %5
; CHECK: %21(64) = G_UITOFP { s64, s8 } %11
; CHECK: %22(64) = G_SITOFP { s64, s16 } %7
; CHECK: %23(64) = G_UITOFP { s64, s32 } %4
; CHECK: %24(64) = G_SITOFP { s64, s64 } %0
%20(64) = G_SITOFP { s64, s1 } %5
%21(64) = G_UITOFP { s64, s8 } %11
%22(64) = G_SITOFP { s64, s16 } %7
%23(64) = G_UITOFP { s64, s32 } %4
%24(64) = G_SITOFP { s64, s64 } %0
...