RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-10 13:51:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

R600: Fix for Unigine when MachineSched is enabled

Browse Source 
Fixes for-loop.cl piglit test

Patch By: Vincent Lejeune

Reviewed-by: Tom Stellard <thomas.stellard@amd.com>

NOTE: This is a candidate for the Mesa stable branch.
llvm-svn: 175742
This commit is contained in:
Tom Stellard 2013-02-21 15:06:59 +00:00
parent 4a815e468d
commit aa63f0e8d4
2 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/R600/R600Instructions.td
View File

@ -1587,6 +1587,7 @@ def PRED_X : InstR600 <
(ins R600_Reg32:$src0, i32imm:$src1, i32imm:$flags),
"", [], NullALU> {
let FlagOperandIdx = 3;
let isTerminator = 1;
}
let isTerminator = 1, isBranch = 1, isBarrier = 1 in {

28
test/CodeGen/R600/disconnected-predset-break-bug.ll Normal file
View File

@ -0,0 +1,28 @@
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
; PRED_SET* instructions must be tied to any instruction that uses their
; result. This tests that there are no instructions between the PRED_SET*
; and the PREDICATE_BREAK in this loop.
; CHECK: @loop_ge
; CHECK: WHILE
; CHECK: PRED_SET
; CHECK-NEXT: PREDICATED_BREAK
define void @loop_ge(i32 addrspace(1)* nocapture %out, i32 %iterations) nounwind {
entry:
%cmp5 = icmp sgt i32 %iterations, 0
br i1 %cmp5, label %for.body, label %for.end
for.body: ; preds = %for.body, %entry
%i.07.in = phi i32 [ %i.07, %for.body ], [ %iterations, %entry ]
%ai.06 = phi i32 [ %add, %for.body ], [ 0, %entry ]
%i.07 = add nsw i32 %i.07.in, -1
%arrayidx = getelementptr inbounds i32 addrspace(1)* %out, i32 %ai.06
store i32 %i.07, i32 addrspace(1)* %arrayidx, align 4
%add = add nsw i32 %ai.06, 1
%exitcond = icmp eq i32 %add, %iterations
br i1 %exitcond, label %for.end, label %for.body
for.end: ; preds = %for.body, %entry
ret void
}