RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-04 16:54:12 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Minor improvement to FCOPYSIGN to use BIT_CONVERT in cases where the

Browse Source 
corresponding integer type is legal.

llvm-svn: 72373
This commit is contained in:
Eli Friedman 2009-05-24 20:29:11 +00:00
parent 5854389857
commit abde12d79b
1 changed files with 24 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -3143,18 +3143,32 @@ SDValue SelectionDAGLegalize::LegalizeOp(SDValue Op) {
case TargetLowering::Legal: break; case TargetLowering::Legal: break;
case TargetLowering::Expand: { case TargetLowering::Expand: {
assert((Tmp2.getValueType() == MVT::f32 || assert((Tmp2.getValueType() == MVT::f32 ||
Tmp2.getValueType() == MVT::f64) && isTypeLegal(MVT::i32) && Tmp2.getValueType() == MVT::f64) &&
"Ugly special-cased code!"); "Ugly special-cased code!");
// Get the sign bit of the RHS. // Get the sign bit of the RHS.
SDValue StackPtr = DAG.CreateStackTemporary(Tmp2.getValueType()); SDValue SignBit;
SDValue Ch = DAG.getStore(DAG.getEntryNode(), dl, Tmp2, StackPtr, NULL, MVT IVT = Tmp2.getValueType() == MVT::f64 ? MVT::i64 : MVT::i32;
0); if (isTypeLegal(IVT)) {
if (Tmp2.getValueType() == MVT::f64 && TLI.isLittleEndian()) SignBit = DAG.getNode(ISD::BIT_CONVERT, dl, IVT, Tmp2);
StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), } else {
StackPtr, DAG.getIntPtrConstant(4)); assert(isTypeLegal(TLI.getPointerTy()) &&
SDValue SignBit = DAG.getLoad(MVT::i32, dl, Ch, StackPtr, NULL, 0); (TLI.getPointerTy() == MVT::i32 ||
SignBit = DAG.getSetCC(dl, TLI.getSetCCResultType(MVT::i32), TLI.getPointerTy() == MVT::i64) &&
SignBit, DAG.getConstant(0, MVT::i32), ISD::SETLT); "Legal type for load?!");
SDValue StackPtr = DAG.CreateStackTemporary(Tmp2.getValueType());
SDValue StorePtr = StackPtr, LoadPtr = StackPtr;
SDValue Ch =
DAG.getStore(DAG.getEntryNode(), dl, Tmp2, StorePtr, NULL, 0);
if (Tmp2.getValueType() == MVT::f64 && TLI.isLittleEndian())
LoadPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(),
LoadPtr, DAG.getIntPtrConstant(4));
SignBit = DAG.getExtLoad(ISD::SEXTLOAD, dl, TLI.getPointerTy(),
Ch, LoadPtr, NULL, 0, MVT::i32);
}
SignBit =
DAG.getSetCC(dl, TLI.getSetCCResultType(SignBit.getValueType()),
SignBit, DAG.getConstant(0, SignBit.getValueType()),
ISD::SETLT);
// Get the absolute value of the result. // Get the absolute value of the result.
SDValue AbsVal = DAG.getNode(ISD::FABS, dl, Tmp1.getValueType(), Tmp1); SDValue AbsVal = DAG.getNode(ISD::FABS, dl, Tmp1.getValueType(), Tmp1);
// Select between the nabs and abs value based on the sign bit of // Select between the nabs and abs value based on the sign bit of