RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-04 03:06:28 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM::tB is also predicable.

Browse Source 
llvm-svn: 37125
This commit is contained in:
Evan Cheng 2007-05-16 21:53:43 +00:00
parent 973f4a19cb
commit b09bf9914f
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/ARM/ARMInstrThumb.td
View File

@ -207,8 +207,10 @@ let isCall = 1, noResults = 1,
[(ARMcall_nolink GPR:$dst)]>;
}
let isBranch = 1, isTerminator = 1, isBarrier = 1 in {
def tB : TI<(ops brtarget:$dst), "b $dst", [(br bb:$dst)]>;
let isBranch = 1, isTerminator = 1, noResults = 1 in {
let isBarrier = 1 in {
let isPredicable = 1 in
def tB : TI<(ops brtarget:$dst), "b $dst", [(br bb:$dst)]>;
// Far jump
def tBfar : TIx2<(ops brtarget:$dst), "bl $dst\t@ far jump", []>;
@ -216,6 +218,7 @@ let isBranch = 1, isTerminator = 1, isBarrier = 1 in {
def tBR_JTr : TJTI<(ops GPR:$dst, jtblock_operand:$jt, i32imm:$id),
"cpy pc, $dst \n\t.align\t2\n$jt",
[(ARMbrjt GPR:$dst, tjumptable:$jt, imm:$id)]>;
}
}
let isBranch = 1, isTerminator = 1, noResults = 1, isBarrier = 1 in