RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-25 21:48:12 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Move the Imp tblgen class from the X86 backend to common code.

Browse Source 
llvm-svn: 30907
This commit is contained in:
Chris Lattner 2006-10-12 17:49:27 +00:00
parent 4d707afe22
commit b25677f5ca
2 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/Target.td
View File

@ -173,6 +173,13 @@ class Instruction {
InstrItinClass Itinerary = NoItinerary;// Execution steps used for scheduling.
}
/// Imp - Helper class for specifying the implicit uses/defs set for an
/// instruction.
class Imp<list<Register> uses, list<Register> defs> {
list<Register> Uses = uses;
list<Register> Defs = defs;
}
/// Predicates - These are extra conditionals which are turned into instruction
/// selector matching code. Currently each predicate is just a string.
class Predicate<string cond> {

5
lib/Target/X86/X86InstrInfo.td
View File

@ -228,11 +228,6 @@ class X86Inst<bits<8> opcod, Format f, ImmType i, dag ops, string AsmStr>
bits<3> FPFormBits = 0;
}
class Imp<list<Register> uses, list<Register> defs> {
list<Register> Uses = uses;
list<Register> Defs = defs;
}
// Prefix byte classes which are used to indicate to the ad-hoc machine code
// emitter that various prefix bytes are required.