RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-14 17:28:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Allow Thumb2 MVN instructions to set condition codes. The immediate operand

Browse Source 
version of t2MVN already allowed that, but not the register versions.

llvm-svn: 104570
This commit is contained in:
Bob Wilson 2010-05-24 22:41:19 +00:00
parent 6ea2f4d4cc
commit b5c1a4be63
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/ARM/ARMInstrThumb2.td
View File

@ -185,8 +185,8 @@ multiclass T2I_un_irs<bits<4> opcod, string opc, PatFrag opnode,
let Inst{15} = 0; let Inst{15} = 0;
} }
// register // register
def r : T2I<(outs GPR:$dst), (ins GPR:$src), IIC_iMOVr, def r : T2sI<(outs GPR:$dst), (ins GPR:$src), IIC_iMOVr,
opc, ".w\t$dst, $src", opc, ".w\t$dst, $src",
[(set GPR:$dst, (opnode GPR:$src))]> { [(set GPR:$dst, (opnode GPR:$src))]> {
let Inst{31-27} = 0b11101; let Inst{31-27} = 0b11101;
let Inst{26-25} = 0b01; let Inst{26-25} = 0b01;
@ -198,9 +198,9 @@ multiclass T2I_un_irs<bits<4> opcod, string opc, PatFrag opnode,
let Inst{5-4} = 0b00; // type let Inst{5-4} = 0b00; // type
} }
// shifted register // shifted register
def s : T2I<(outs GPR:$dst), (ins t2_so_reg:$src), IIC_iMOVsi, def s : T2sI<(outs GPR:$dst), (ins t2_so_reg:$src), IIC_iMOVsi,
opc, ".w\t$dst, $src", opc, ".w\t$dst, $src",
[(set GPR:$dst, (opnode t2_so_reg:$src))]> { [(set GPR:$dst, (opnode t2_so_reg:$src))]> {
let Inst{31-27} = 0b11101; let Inst{31-27} = 0b11101;
let Inst{26-25} = 0b01; let Inst{26-25} = 0b01;
let Inst{24-21} = opcod; let Inst{24-21} = opcod;