mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-03-04 10:30:30 +00:00
[X86] Add SHL by 1 to the load folding tables.
I don't think isel selects these today, favoring adding the register to itself instead. But the load folding tables shouldn't be so concerned with what isel will use and just represent the relationships. llvm-svn: 288007
This commit is contained in:
parent
38bff0f1fd
commit
ba29d9ef0b
@ -228,12 +228,16 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI)
|
||||
{ X86::SBB64ri32, X86::SBB64mi32, 0 },
|
||||
{ X86::SBB64ri8, X86::SBB64mi8, 0 },
|
||||
{ X86::SBB64rr, X86::SBB64mr, 0 },
|
||||
{ X86::SHL16r1, X86::SHL16m1, 0 },
|
||||
{ X86::SHL16rCL, X86::SHL16mCL, 0 },
|
||||
{ X86::SHL16ri, X86::SHL16mi, 0 },
|
||||
{ X86::SHL32r1, X86::SHL32m1, 0 },
|
||||
{ X86::SHL32rCL, X86::SHL32mCL, 0 },
|
||||
{ X86::SHL32ri, X86::SHL32mi, 0 },
|
||||
{ X86::SHL64r1, X86::SHL64m1, 0 },
|
||||
{ X86::SHL64rCL, X86::SHL64mCL, 0 },
|
||||
{ X86::SHL64ri, X86::SHL64mi, 0 },
|
||||
{ X86::SHL8r1, X86::SHL8m1, 0 },
|
||||
{ X86::SHL8rCL, X86::SHL8mCL, 0 },
|
||||
{ X86::SHL8ri, X86::SHL8mi, 0 },
|
||||
{ X86::SHLD16rrCL, X86::SHLD16mrCL, 0 },
|
||||
|
Loading…
x
Reference in New Issue
Block a user