RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-29 22:30:33 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[NFC][InstCombine] i65 tests for 'check for [no] signed truncation' pattern

Browse Source 
Those initially broke chromium build:
https://bugs.llvm.org/show_bug.cgi?id=38204 and
https://crbug.com/864832

llvm-svn: 337364
This commit is contained in:
Roman Lebedev 2018-07-18 08:49:51 +00:00
parent 98853328e2
commit ba38e8c25f
2 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
test/Transforms/InstCombine/canonicalize-lack-of-signed-truncation-check.ll
View File

@ -26,6 +26,20 @@ define i1 @p0(i8 %x) {
ret i1 %tmp2 ret i1 %tmp2
} }
; Big unusual bit width, https://bugs.llvm.org/show_bug.cgi?id=38204
define i1 @pb(i65 %x) {
; CHECK-LABEL: @pb(
; CHECK-NEXT: [[TMP0:%.*]] = shl i65 [[X:%.*]], 1
; CHECK-NEXT: [[TMP1:%.*]] = ashr exact i65 [[TMP0]], 1
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i65 [[TMP1]], [[X]]
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp0 = shl i65 %x, 1
%tmp1 = ashr exact i65 %tmp0, 1
%tmp2 = icmp eq i65 %x, %tmp1
ret i1 %tmp2
}
; ============================================================================ ; ; ============================================================================ ;
; Vector tests ; Vector tests
; ============================================================================ ; ; ============================================================================ ;

14
test/Transforms/InstCombine/canonicalize-signed-truncation-check.ll
View File

@ -26,6 +26,20 @@ define i1 @p0(i8 %x) {
ret i1 %tmp2 ret i1 %tmp2
} }
; Big unusual bit width, https://bugs.llvm.org/show_bug.cgi?id=38204
define i1 @pb(i65 %x) {
; CHECK-LABEL: @pb(
; CHECK-NEXT: [[TMP0:%.*]] = shl i65 [[X:%.*]], 1
; CHECK-NEXT: [[TMP1:%.*]] = ashr exact i65 [[TMP0]], 1
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i65 [[TMP1]], [[X]]
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp0 = shl i65 %x, 1
%tmp1 = ashr exact i65 %tmp0, 1
%tmp2 = icmp ne i65 %x, %tmp1
ret i1 %tmp2
}
; ============================================================================ ; ; ============================================================================ ;
; Vector tests ; Vector tests
; ============================================================================ ; ; ============================================================================ ;