RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-11 14:16:59 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

MBB::remove should not modify the iterator passed in

Browse Source 
llvm-svn: 12572
This commit is contained in:
Chris Lattner 2004-03-31 21:59:59 +00:00
parent 2cc4a29665
commit bfe4dd0f90
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/InstrSched/InstrScheduling.cpp
View File

@ -648,7 +648,8 @@ RecordSchedule(MachineBasicBlock &MBB, const SchedulingManager& S)
// Remove all except the dummy PHI instructions from MBB, and // Remove all except the dummy PHI instructions from MBB, and
// pre-allocate create space for the ones we will put back in. // pre-allocate create space for the ones we will put back in.
while (I != MBB.end()) MBB.remove(I); while (I != MBB.end())
MBB.remove(I++);
InstrSchedule::const_iterator NIend = S.isched.end(); InstrSchedule::const_iterator NIend = S.isched.end();
for (InstrSchedule::const_iterator NI = S.isched.begin(); NI != NIend; ++NI) for (InstrSchedule::const_iterator NI = S.isched.begin(); NI != NIend; ++NI)

2
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -542,7 +542,7 @@ void PhyRegAlloc::updateMachineCode()
} }
// move instruction before branch // move instruction before branch
MBB.insert(MII, MBB.remove(DelaySlotMI)); MBB.insert(MII, MBB.remove(DelaySlotMI++));
// On cond1 we are done (we already moved the // On cond1 we are done (we already moved the
// instruction out of the delay slot). On cond2 we need // instruction out of the delay slot). On cond2 we need