RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-31 16:14:15 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add flags to indicate that there are "never" side effects or that there "may be"

Browse Source 
side effects for machine instructions.

llvm-svn: 45022
This commit is contained in:
Bill Wendling 2007-12-14 01:48:59 +00:00
parent 19c41221cc
commit c8c611e88f
5 changed files with 29 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
include/llvm/Target/TargetInstrInfo.h
View File

@ -91,6 +91,18 @@ const unsigned M_NOT_DUPLICABLE = 1 << 16;
// ARM instructions which can set condition code if 's' bit is set.
const unsigned M_HAS_OPTIONAL_DEF = 1 << 17;
// M_MAY_HAVE_SIDE_EFFECTS - Set if this instruction *might* have side effects,
// e.g. load instructions. Note: This and M_NEVER_HAS_SIDE_EFFECTS are mutually
// exclusive. You can't set both! If neither flag is set, then the instruction
// *always* has side effects.
const unsigned M_MAY_HAVE_SIDE_EFFECTS = 1 << 18;
// M_NEVER_HAS_SIDE_EFFECTS - Set if this instruction *never* has side effects,
// e.g., xor on X86. Note: This and M_MAY_HAVE_SIDE_EFFECTS are mutually
// exclusive. You can't set both! If neither flag is set, then the instruction
// *always* has side effects.
const unsigned M_NEVER_HAS_SIDE_EFFECTS = 1 << 19;
// Machine operand flags
// M_LOOK_UP_PTR_REG_CLASS - Set if this operand is a pointer value and it
// requires a callback to look up its register class.

5
lib/Target/Target.td
View File

@ -203,6 +203,11 @@ class Instruction {
bit usesCustomDAGSchedInserter = 0; // Pseudo instr needing special help.
bit hasCtrlDep = 0; // Does this instruction r/w ctrl-flow chains?
bit isNotDuplicable = 0; // Is it unsafe to duplicate this instruction?
// Side effect flags - If neither of these flags is set, then the instruction
// *always* has side effects. Otherwise, it's one or the other.
bit mayHaveSideEffects = 0; // This instruction *may* have side effects.
bit neverHasSideEffects = 0; // This instruction never has side effects.
InstrItinClass Itinerary = NoItinerary;// Execution steps used for scheduling.

2
utils/TableGen/CodeGenInstruction.h
View File

@ -104,6 +104,8 @@ namespace llvm {
bool hasCtrlDep;
bool isNotDuplicable;
bool hasOptionalDef;
bool mayHaveSideEffects;
bool neverHasSideEffects;
/// ParseOperandName - Parse an operand name like "$foo" or "$foo.bar",
/// where $foo is a whole operand and $foo.bar refers to a suboperand.

8
utils/TableGen/CodeGenTarget.cpp
View File

@ -395,9 +395,15 @@ CodeGenInstruction::CodeGenInstruction(Record *R, const std::string &AsmStr)
usesCustomDAGSchedInserter = R->getValueAsBit("usesCustomDAGSchedInserter");
hasCtrlDep = R->getValueAsBit("hasCtrlDep");
isNotDuplicable = R->getValueAsBit("isNotDuplicable");
mayHaveSideEffects = R->getValueAsBit("mayHaveSideEffects");
neverHasSideEffects = R->getValueAsBit("neverHasSideEffects");
hasOptionalDef = false;
hasVariableNumberOfOperands = false;
if (mayHaveSideEffects && neverHasSideEffects)
throw R->getName() +
": cannot have both 'mayHaveSideEffects' and 'neverHasSideEffects' set!";
DagInit *DI;
try {
DI = R->getValueAsDag("OutOperandList");

5
utils/TableGen/InstrInfoEmitter.cpp
View File

@ -253,8 +253,9 @@ void InstrInfoEmitter::emitRecord(const CodeGenInstruction &Inst, unsigned Num,
if (Inst.hasOptionalDef) OS << "|M_HAS_OPTIONAL_DEF";
if (Inst.usesCustomDAGSchedInserter)
OS << "|M_USES_CUSTOM_DAG_SCHED_INSERTION";
if (Inst.hasVariableNumberOfOperands)
OS << "|M_VARIABLE_OPS";
if (Inst.hasVariableNumberOfOperands) OS << "|M_VARIABLE_OPS";
if (Inst.mayHaveSideEffects) OS << "|M_MAY_HAVE_SIDE_EFFECTS";
if (Inst.neverHasSideEffects) OS << "|M_NEVER_HAS_SIDE_EFFECTS";
OS << ", 0";
// Emit all of the target-specific flags...