RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-03-03 18:09:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

GlobalISel: Remove unused function argument

Browse Source
This commit is contained in:
Matt Arsenault 2020-02-07 15:51:04 -05:00
parent 20cb1e9351
commit c9e2bd579f
3 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/llvm/CodeGen/GlobalISel/Utils.h
View File

@ -61,7 +61,7 @@ Register constrainOperandRegClass(const MachineFunction &MF,
const RegisterBankInfo &RBI,
MachineInstr &InsertPt,
const TargetRegisterClass &RegClass,
const MachineOperand &RegMO, unsigned OpIdx);
const MachineOperand &RegMO);
/// Try to constrain Reg so that it is usable by argument OpIdx of the
/// provided MCInstrDesc \p II. If this fails, create a new virtual

2
lib/CodeGen/GlobalISel/InstructionSelector.cpp
View File

@ -42,7 +42,7 @@ bool InstructionSelector::constrainOperandRegToRegClass(
MachineRegisterInfo &MRI = MF.getRegInfo();
return constrainOperandRegClass(MF, TRI, MRI, TII, RBI, I, RC,
I.getOperand(OpIdx), OpIdx);
I.getOperand(OpIdx));
}
bool InstructionSelector::isOperandImmEqual(

5
lib/CodeGen/GlobalISel/Utils.cpp
View File

@ -41,8 +41,7 @@ Register llvm::constrainOperandRegClass(
const MachineFunction &MF, const TargetRegisterInfo &TRI,
MachineRegisterInfo &MRI, const TargetInstrInfo &TII,
const RegisterBankInfo &RBI, MachineInstr &InsertPt,
const TargetRegisterClass &RegClass, const MachineOperand &RegMO,
unsigned OpIdx) {
const TargetRegisterClass &RegClass, const MachineOperand &RegMO) {
Register Reg = RegMO.getReg();
// Assume physical registers are properly constrained.
assert(Register::isVirtualRegister(Reg) && "PhysReg not implemented");
@ -105,7 +104,7 @@ Register llvm::constrainOperandRegClass(
return Reg;
}
return constrainOperandRegClass(MF, TRI, MRI, TII, RBI, InsertPt, *RegClass,
RegMO, OpIdx);
RegMO);
}
bool llvm::constrainSelectedInstRegOperands(MachineInstr &I,