RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-07 11:51:13 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Disable this assert for now, it is firing on an llvm-gcc bootstrap. :(

Browse Source 
llvm-svn: 76123
This commit is contained in:
Daniel Dunbar 2009-07-16 23:02:46 +00:00
parent 8902b581e2
commit cd1a8581ee
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/VirtRegRewriter.cpp
View File

@ -491,10 +491,12 @@ static void ReMaterialize(MachineBasicBlock &MBB,
const TargetRegisterInfo *TRI, const TargetRegisterInfo *TRI,
VirtRegMap &VRM) { VirtRegMap &VRM) {
MachineInstr *ReMatDefMI = VRM.getReMaterializedMI(Reg); MachineInstr *ReMatDefMI = VRM.getReMaterializedMI(Reg);
#if 0
#ifndef NDEBUG #ifndef NDEBUG
const TargetInstrDesc &TID = ReMatDefMI->getDesc(); const TargetInstrDesc &TID = ReMatDefMI->getDesc();
assert(TID.getNumDefs() != 1 && assert(TID.getNumDefs() != 1 &&
"Don't know how to remat instructions that define > 1 values!"); "Don't know how to remat instructions that define > 1 values!");
#endif
#endif #endif
TII->reMaterialize(MBB, MII, DestReg, TII->reMaterialize(MBB, MII, DestReg,
ReMatDefMI->getOperand(0).getSubReg(), ReMatDefMI); ReMatDefMI->getOperand(0).getSubReg(), ReMatDefMI);