RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-16 00:18:06 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Tell the target description that calls clobber registers O0...O5.

Browse Source 
llvm-svn: 16594
This commit is contained in:
Brian Gaeke 2004-09-29 20:45:05 +00:00
parent da5c635143
commit d4c38d8c4b
1 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@ -191,17 +191,16 @@ def FBO : FPBranchV8<0b1111, "fbo">;
// Section B.24 - Call and Link Instruction, p. 125
// This is the only Format 1 instruction
def CALL : InstV8 {
bits<30> disp;
let op = 1;
let Inst{29-0} = disp;
let Name = "call";
let isCall = 1;
}
// Section B.25 - Jump and Link, p. 126
let isCall = 1 in
let Defs = [O0, O1, O2, O3, O4, O5] in
let isCall = 1 in {
def CALL : InstV8 {
bits<30> disp;
let op = 1;
let Inst{29-0} = disp;
let Name = "call";
}
def JMPLrr : F3_1<2, 0b111000, "jmpl">; // jmpl [rs1+rs2], rd
}
// Section B.29 - Write State Register Instructions
def WRrr : F3_1<2, 0b110000, "wr">; // wr rs1, rs2, rd