RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-11 23:37:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Make sure MTSPR instruction is inserted into the BasicBlock

Browse Source 
llvm-svn: 14822
This commit is contained in:
Misha Brukman 2004-07-14 18:26:31 +00:00
parent 74bd192fba
commit d6a9646f29
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PowerPC/PPC32ISelSimple.cpp
View File

@ -1437,7 +1437,7 @@ void ISel::visitCallInst(CallInst &CI) {
TheCall = BuildMI(PPC32::CALLpcrel, 1).addGlobalAddress(F, true); TheCall = BuildMI(PPC32::CALLpcrel, 1).addGlobalAddress(F, true);
} else { // Emit an indirect call through the CTR } else { // Emit an indirect call through the CTR
unsigned Reg = getReg(CI.getCalledValue()); unsigned Reg = getReg(CI.getCalledValue());
BuildMI(PPC32::MTSPR, 2).addZImm(9).addReg(Reg); BuildMI(BB, PPC32::MTSPR, 2).addZImm(9).addReg(Reg);
TheCall = BuildMI(PPC32::CALLindirect, 1).addZImm(20).addZImm(0); TheCall = BuildMI(PPC32::CALLindirect, 1).addZImm(20).addZImm(0);
} }

2
lib/Target/PowerPC/PowerPCISelSimple.cpp
View File

@ -1437,7 +1437,7 @@ void ISel::visitCallInst(CallInst &CI) {
TheCall = BuildMI(PPC32::CALLpcrel, 1).addGlobalAddress(F, true); TheCall = BuildMI(PPC32::CALLpcrel, 1).addGlobalAddress(F, true);
} else { // Emit an indirect call through the CTR } else { // Emit an indirect call through the CTR
unsigned Reg = getReg(CI.getCalledValue()); unsigned Reg = getReg(CI.getCalledValue());
BuildMI(PPC32::MTSPR, 2).addZImm(9).addReg(Reg); BuildMI(BB, PPC32::MTSPR, 2).addZImm(9).addReg(Reg);
TheCall = BuildMI(PPC32::CALLindirect, 1).addZImm(20).addZImm(0); TheCall = BuildMI(PPC32::CALLindirect, 1).addZImm(20).addZImm(0);
} }