RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-16 16:16:45 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix small bug in handling instructions with more than one implicitly defined operand.

Browse Source 
ProcessImplicitDefs would only mark one operand per instruction with <undef>.
This fixed PR6086.

llvm-svn: 95319
This commit is contained in:
Jakob Stoklund Olesen 2010-02-04 18:46:28 +00:00
parent 707c8c5e00
commit d72e82107d
2 changed files with 28 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/ProcessImplicitDefs.cpp
View File

@ -264,8 +264,8 @@ bool ProcessImplicitDefs::runOnMachineFunction(MachineFunction &fn) {
}
}
RUses.clear();
ModInsts.clear();
}
ModInsts.clear();
ImpDefRegs.clear();
ImpDefMIs.clear();
}

27
test/CodeGen/X86/2010-02-03-DualUndef.ll Normal file
View File

@ -0,0 +1,27 @@
; RUN: llc < %s -march=x86-64
; PR6086
define fastcc void @prepOutput() nounwind {
bb: ; preds = %output.exit
br label %bb.i1
bb.i1: ; preds = %bb7.i, %bb
br i1 undef, label %bb7.i, label %bb.nph.i
bb.nph.i: ; preds = %bb.i1
br label %bb3.i
bb3.i: ; preds = %bb5.i6, %bb.nph.i
%tmp10.i = trunc i64 undef to i32 ; <i32> [#uses=1]
br i1 undef, label %bb4.i, label %bb5.i6
bb4.i: ; preds = %bb3.i
br label %bb5.i6
bb5.i6: ; preds = %bb4.i, %bb3.i
%0 = phi i32 [ undef, %bb4.i ], [ undef, %bb3.i ] ; <i32> [#uses=1]
%1 = icmp slt i32 %0, %tmp10.i ; <i1> [#uses=1]
br i1 %1, label %bb7.i, label %bb3.i
bb7.i: ; preds = %bb5.i6, %bb.i1
br label %bb.i1
}