[llvm-mca][x86] Add MOVBE resource tests to all supporting targets

SNB doesn't support MOVBE but the numbers in Generic (which use the SNB model) look sane.

llvm-svn: 337305
This commit is contained in:
Simon Pilgrim 2018-07-17 17:41:45 +00:00
parent 2e35aa2445
commit d7c8b9d075
9 changed files with 462 additions and 0 deletions

View File

@ -0,0 +1,44 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=atom -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 1 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 1 1 1.00 * movbew (%rax), %cx
# CHECK-NEXT: 1 1 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 1 1 1.00 * movbel (%rax), %ecx
# CHECK-NEXT: 1 1 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 1 1 1.00 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - AtomPort0
# CHECK-NEXT: [1] - AtomPort1
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1]
# CHECK-NEXT: 6.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] Instructions:
# CHECK-NEXT: 1.00 - movbew %cx, (%rax)
# CHECK-NEXT: 1.00 - movbew (%rax), %cx
# CHECK-NEXT: 1.00 - movbel %ecx, (%rax)
# CHECK-NEXT: 1.00 - movbel (%rax), %ecx
# CHECK-NEXT: 1.00 - movbeq %rcx, (%rax)
# CHECK-NEXT: 1.00 - movbeq (%rax), %rcx

View File

@ -0,0 +1,52 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=broadwell -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 3 2 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 3 2 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 3 2 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - BWDivider
# CHECK-NEXT: [1] - BWFPDivider
# CHECK-NEXT: [2] - BWPort0
# CHECK-NEXT: [3] - BWPort1
# CHECK-NEXT: [4] - BWPort2
# CHECK-NEXT: [5] - BWPort3
# CHECK-NEXT: [6] - BWPort4
# CHECK-NEXT: [7] - BWPort5
# CHECK-NEXT: [8] - BWPort6
# CHECK-NEXT: [9] - BWPort7
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
# CHECK-NEXT: - - - 3.00 2.50 2.50 3.00 3.00 - 1.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbew %cx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbew (%rax), %cx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbel %ecx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbel (%rax), %ecx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbeq %rcx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbeq (%rax), %rcx

View File

@ -0,0 +1,56 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=btver2 -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 1 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbew (%rax), %cx
# CHECK-NEXT: 1 1 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbel (%rax), %ecx
# CHECK-NEXT: 1 1 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - JALU0
# CHECK-NEXT: [1] - JALU1
# CHECK-NEXT: [2] - JDiv
# CHECK-NEXT: [3] - JFPA
# CHECK-NEXT: [4] - JFPM
# CHECK-NEXT: [5] - JFPU0
# CHECK-NEXT: [6] - JFPU1
# CHECK-NEXT: [7] - JLAGU
# CHECK-NEXT: [8] - JMul
# CHECK-NEXT: [9] - JSAGU
# CHECK-NEXT: [10] - JSTC
# CHECK-NEXT: [11] - JVALU0
# CHECK-NEXT: [12] - JVALU1
# CHECK-NEXT: [13] - JVIMUL
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]
# CHECK-NEXT: 1.50 1.50 - - - - - 3.00 - 3.00 - - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Instructions:
# CHECK-NEXT: - - - - - - - - - 1.00 - - - - movbew %cx, (%rax)
# CHECK-NEXT: 0.50 0.50 - - - - - 1.00 - - - - - - movbew (%rax), %cx
# CHECK-NEXT: - - - - - - - - - 1.00 - - - - movbel %ecx, (%rax)
# CHECK-NEXT: 0.50 0.50 - - - - - 1.00 - - - - - - movbel (%rax), %ecx
# CHECK-NEXT: - - - - - - - - - 1.00 - - - - movbeq %rcx, (%rax)
# CHECK-NEXT: 0.50 0.50 - - - - - 1.00 - - - - - - movbeq (%rax), %rcx

View File

@ -0,0 +1,50 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 1 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 1 1 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 1 1 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - SBDivider
# CHECK-NEXT: [1] - SBFPDivider
# CHECK-NEXT: [2] - SBPort0
# CHECK-NEXT: [3] - SBPort1
# CHECK-NEXT: [4] - SBPort4
# CHECK-NEXT: [5] - SBPort5
# CHECK-NEXT: [6.0] - SBPort23
# CHECK-NEXT: [6.1] - SBPort23
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
# CHECK-NEXT: - - 1.00 1.00 3.00 1.00 3.00 3.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
# CHECK-NEXT: - - - - 1.00 - 0.50 0.50 movbew %cx, (%rax)
# CHECK-NEXT: - - 0.33 0.33 - 0.33 0.50 0.50 movbew (%rax), %cx
# CHECK-NEXT: - - - - 1.00 - 0.50 0.50 movbel %ecx, (%rax)
# CHECK-NEXT: - - 0.33 0.33 - 0.33 0.50 0.50 movbel (%rax), %ecx
# CHECK-NEXT: - - - - 1.00 - 0.50 0.50 movbeq %rcx, (%rax)
# CHECK-NEXT: - - 0.33 0.33 - 0.33 0.50 0.50 movbeq (%rax), %rcx

View File

@ -0,0 +1,52 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=haswell -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 3 2 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 3 2 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 3 2 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - HWDivider
# CHECK-NEXT: [1] - HWFPDivider
# CHECK-NEXT: [2] - HWPort0
# CHECK-NEXT: [3] - HWPort1
# CHECK-NEXT: [4] - HWPort2
# CHECK-NEXT: [5] - HWPort3
# CHECK-NEXT: [6] - HWPort4
# CHECK-NEXT: [7] - HWPort5
# CHECK-NEXT: [8] - HWPort6
# CHECK-NEXT: [9] - HWPort7
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
# CHECK-NEXT: - - 0.50 2.50 2.50 2.50 3.00 2.50 0.50 1.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: - - 0.50 - 0.33 0.33 1.00 - 0.50 0.33 movbew %cx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbew (%rax), %cx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbel %ecx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbel (%rax), %ecx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbeq %rcx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbeq (%rax), %rcx

View File

@ -0,0 +1,50 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=slm -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 1 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbew (%rax), %cx
# CHECK-NEXT: 1 1 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbel (%rax), %ecx
# CHECK-NEXT: 1 1 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 1 4 1.00 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - SLMDivider
# CHECK-NEXT: [1] - SLMFPDivider
# CHECK-NEXT: [2] - SLMFPMultiplier
# CHECK-NEXT: [3] - SLM_FPC_RSV0
# CHECK-NEXT: [4] - SLM_FPC_RSV1
# CHECK-NEXT: [5] - SLM_IEC_RSV0
# CHECK-NEXT: [6] - SLM_IEC_RSV1
# CHECK-NEXT: [7] - SLM_MEC_RSV
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7]
# CHECK-NEXT: - - - - - 3.00 3.00 6.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] Instructions:
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbew %cx, (%rax)
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbew (%rax), %cx
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbel %ecx, (%rax)
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbel (%rax), %ecx
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbeq %rcx, (%rax)
# CHECK-NEXT: - - - - - 0.50 0.50 1.00 movbeq (%rax), %rcx

View File

@ -0,0 +1,52 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=skylake -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 3 2 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 3 2 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 3 2 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - SKLDivider
# CHECK-NEXT: [1] - SKLFPDivider
# CHECK-NEXT: [2] - SKLPort0
# CHECK-NEXT: [3] - SKLPort1
# CHECK-NEXT: [4] - SKLPort2
# CHECK-NEXT: [5] - SKLPort3
# CHECK-NEXT: [6] - SKLPort4
# CHECK-NEXT: [7] - SKLPort5
# CHECK-NEXT: [8] - SKLPort6
# CHECK-NEXT: [9] - SKLPort7
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
# CHECK-NEXT: - - - 3.00 2.50 2.50 3.00 3.00 - 1.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbew %cx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbew (%rax), %cx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbel %ecx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbel (%rax), %ecx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbeq %rcx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbeq (%rax), %rcx

View File

@ -0,0 +1,52 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=skylake-avx512 -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 3 2 1.00 * movbew %cx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 3 2 1.00 * movbel %ecx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 3 2 1.00 * movbeq %rcx, (%rax)
# CHECK-NEXT: 2 6 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - SKXDivider
# CHECK-NEXT: [1] - SKXFPDivider
# CHECK-NEXT: [2] - SKXPort0
# CHECK-NEXT: [3] - SKXPort1
# CHECK-NEXT: [4] - SKXPort2
# CHECK-NEXT: [5] - SKXPort3
# CHECK-NEXT: [6] - SKXPort4
# CHECK-NEXT: [7] - SKXPort5
# CHECK-NEXT: [8] - SKXPort6
# CHECK-NEXT: [9] - SKXPort7
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
# CHECK-NEXT: - - - 3.00 2.50 2.50 3.00 3.00 - 1.00
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbew %cx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbew (%rax), %cx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbel %ecx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbel (%rax), %ecx
# CHECK-NEXT: - - - 0.50 0.33 0.33 1.00 0.50 - 0.33 movbeq %rcx, (%rax)
# CHECK-NEXT: - - - 0.50 0.50 0.50 - 0.50 - - movbeq (%rax), %rcx

View File

@ -0,0 +1,54 @@
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=znver1 -instruction-tables < %s | FileCheck %s
movbe %cx, (%rax)
movbe (%rax), %cx
movbe %ecx, (%rax)
movbe (%rax), %ecx
movbe %rcx, (%rax)
movbe (%rax), %rcx
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 5 0.50 * movbew %cx, (%rax)
# CHECK-NEXT: 1 5 0.50 * movbew (%rax), %cx
# CHECK-NEXT: 1 5 0.50 * movbel %ecx, (%rax)
# CHECK-NEXT: 1 5 0.50 * movbel (%rax), %ecx
# CHECK-NEXT: 1 5 0.50 * movbeq %rcx, (%rax)
# CHECK-NEXT: 1 5 0.50 * movbeq (%rax), %rcx
# CHECK: Resources:
# CHECK-NEXT: [0] - ZnAGU0
# CHECK-NEXT: [1] - ZnAGU1
# CHECK-NEXT: [2] - ZnALU0
# CHECK-NEXT: [3] - ZnALU1
# CHECK-NEXT: [4] - ZnALU2
# CHECK-NEXT: [5] - ZnALU3
# CHECK-NEXT: [6] - ZnDivider
# CHECK-NEXT: [7] - ZnFPU0
# CHECK-NEXT: [8] - ZnFPU1
# CHECK-NEXT: [9] - ZnFPU2
# CHECK-NEXT: [10] - ZnFPU3
# CHECK-NEXT: [11] - ZnMultiplier
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
# CHECK-NEXT: 3.00 3.00 1.50 1.50 1.50 1.50 - - - - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] Instructions:
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbew %cx, (%rax)
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbew (%rax), %cx
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbel %ecx, (%rax)
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbel (%rax), %ecx
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbeq %rcx, (%rax)
# CHECK-NEXT: 0.50 0.50 0.25 0.25 0.25 0.25 - - - - - - movbeq (%rax), %rcx