mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-16 16:16:45 +00:00
consolidate and filecheckize two tests.
llvm-svn: 95652
This commit is contained in:
parent
e669789912
commit
ddb2e5a05c
@ -1,11 +0,0 @@
|
||||
; RUN: llc < %s -march=x86 > %t
|
||||
; RUN: not grep add %t
|
||||
; RUN: grep subl %t | count 1
|
||||
|
||||
; The immediate can be encoded in a smaller way if the
|
||||
; instruction is a sub instead of an add.
|
||||
|
||||
define i32 @foo(i32 inreg %a) nounwind {
|
||||
%b = add i32 %a, 128
|
||||
ret i32 %b
|
||||
}
|
@ -1,15 +0,0 @@
|
||||
; RUN: llc < %s -march=x86-64 > %t
|
||||
; RUN: not grep add %t
|
||||
; RUN: grep subq %t | count 2
|
||||
|
||||
; The immediate can be encoded in a smaller way if the
|
||||
; instruction is a sub instead of an add.
|
||||
|
||||
define i64 @foo(i64 inreg %a) nounwind {
|
||||
%b = add i64 %a, 2147483648
|
||||
ret i64 %b
|
||||
}
|
||||
define i64 @bar(i64 inreg %a) nounwind {
|
||||
%b = add i64 %a, 128
|
||||
ret i64 %b
|
||||
}
|
25
test/CodeGen/X86/add.ll
Normal file
25
test/CodeGen/X86/add.ll
Normal file
@ -0,0 +1,25 @@
|
||||
; RUN: llc < %s -march=x86 | FileCheck %s -check-prefix=X32
|
||||
; RUN: llc < %s -march=x86-64 | FileCheck %s -check-prefix=X64
|
||||
|
||||
; The immediate can be encoded in a smaller way if the
|
||||
; instruction is a sub instead of an add.
|
||||
|
||||
define i32 @test1(i32 inreg %a) nounwind {
|
||||
%b = add i32 %a, 128
|
||||
ret i32 %b
|
||||
; X32: subl $-128, %eax
|
||||
; X64: subl $-128,
|
||||
}
|
||||
define i64 @test2(i64 inreg %a) nounwind {
|
||||
%b = add i64 %a, 2147483648
|
||||
ret i64 %b
|
||||
; X32: addl $-2147483648, %eax
|
||||
; X64: subq $-2147483648,
|
||||
}
|
||||
define i64 @test3(i64 inreg %a) nounwind {
|
||||
%b = add i64 %a, 128
|
||||
ret i64 %b
|
||||
|
||||
; X32: addl $128, %eax
|
||||
; X64: subq $-128,
|
||||
}
|
Loading…
Reference in New Issue
Block a user