RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-12 14:06:36 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add opcode to TargetInstrDescriptor.

Browse Source 
llvm-svn: 31804
This commit is contained in:
Evan Cheng 2006-11-17 01:46:27 +00:00
parent efe40f4316
commit e1ca976ce4
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
utils/TableGen/InstrInfoEmitter.cpp
View File

@ -197,7 +197,9 @@ void InstrInfoEmitter::emitRecord(const CodeGenInstruction &Inst, unsigned Num,
else
MinOperands = 0;
OS << " { \"";
OS << " { ";
OS << Num << ",\t" << MinOperands << ",\t\"";
if (Inst.Name.empty())
OS << Inst.TheDef->getName();
else
@ -206,8 +208,7 @@ void InstrInfoEmitter::emitRecord(const CodeGenInstruction &Inst, unsigned Num,
unsigned ItinClass = !IsItineraries ? 0 :
ItinClassNumber(Inst.TheDef->getValueAsDef("Itinerary")->getName());
OS << "\",\t" << MinOperands << ", " << ItinClass
<< ", 0";
OS << "\",\t" << ItinClass << ", 0";
// Try to determine (from the pattern), if the instruction is a store.
bool isStore = false;