RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-07 21:09:21 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Make the Uv constraint a memory operand. This doesn't solve the

Browse Source 
addressing mode problem mentioned in r132559.

Backend part of rdar://9037836 and part of rdar://9119939

llvm-svn: 132561
This commit is contained in:
Eric Christopher 2011-06-03 17:24:37 +00:00
parent e446e0fdb9
commit e831655dd9
2 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -7265,6 +7265,9 @@ ARMTargetLowering::getConstraintType(const std::string &Constraint) const {
case 'l': return C_RegisterClass; case 'l': return C_RegisterClass;
case 'w': return C_RegisterClass; case 'w': return C_RegisterClass;
} }
} else {
if (Constraint == "Uv")
return C_Memory;
} }
return TargetLowering::getConstraintType(Constraint); return TargetLowering::getConstraintType(Constraint);
} }

8
test/CodeGen/ARM/inlineasm3.ll
View File

@ -33,3 +33,11 @@ entry:
%asmtmp31 = call %0 asm "vld1.u8 {$0}, [$1, :128]!\0A", "=w,=r,1"(<16 x i8>* undef) nounwind %asmtmp31 = call %0 asm "vld1.u8 {$0}, [$1, :128]!\0A", "=w,=r,1"(<16 x i8>* undef) nounwind
unreachable unreachable
} }
; Radar 9037836 & 9119939
define i32 @t3() nounwind {
entry:
tail call void asm sideeffect "flds s15, $0 \0A", "^Uv|m,~{s15}"(float 1.000000e+00) nounwind
ret i32 0
}