RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-02 08:26:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Only avoid the check if we're the last operand before the variable

Browse Source 
operands in a variadic instruction.

llvm-svn: 119446
This commit is contained in:
Eric Christopher 2010-11-17 00:55:36 +00:00
parent 0b16ba97fd
commit fb840882c6
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/MachineVerifier.cpp
View File

@ -558,9 +558,9 @@ MachineVerifier::visitMachineOperand(const MachineOperand *MO, unsigned MONum) {
else if (MO->isImplicit())
report("Explicit definition marked as implicit", MO, MONum);
} else if (MONum < TI.getNumOperands()) {
// Don't check if it's a variadic instruction. See, e.g., LDM_RET in the arm
// back end.
if (MO->isReg() && MONum != TI.getNumOperands()-1) {
// Don't check if it's the last operand in a variadic instruction. See,
// e.g., LDM_RET in the arm back end.
if (MO->isReg() && !(TI.isVariadic() && MONum == TI.getNumOperands()-1)) {
if (MO->isDef())
report("Explicit operand marked as def", MO, MONum);
if (MO->isImplicit())