RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 21:00:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Rename canCombinedSubRegIndex method to something more grammatically correct

Browse Source 
and tidy up the comment describing it.

llvm-svn: 105339
This commit is contained in:
Bob Wilson 2010-06-02 18:54:47 +00:00
parent aa18562c5c
commit fd208cef5d
4 changed files with 21 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
include/llvm/Target/TargetRegisterInfo.h
View File

@ -469,14 +469,15 @@ public:
return 0;
}
/// canCombinedSubRegIndex - Given a register class and a list of sub-register
/// indices, return true if it's possible to combine the sub-register indices
/// into one that corresponds to a larger sub-register. Return the new sub-
/// register index by reference. Note the new index by be zero if the given
/// sub-registers combined to form the whole register.
virtual bool canCombinedSubRegIndex(const TargetRegisterClass *RC,
SmallVectorImpl<unsigned> &SubIndices,
unsigned &NewSubIdx) const {
/// canCombineSubRegIndices - Given a register class and a list of
/// subregister indices, return true if it's possible to combine the
/// subregister indices into one that corresponds to a larger
/// subregister. Return the new subregister index by reference. Note the
/// new index may be zero if the given subregisters can be combined to
/// form the whole register.
virtual bool canCombineSubRegIndices(const TargetRegisterClass *RC,
SmallVectorImpl<unsigned> &SubIndices,
unsigned &NewSubIdx) const {
return 0;
}

4
lib/CodeGen/TwoAddressInstructionPass.cpp
View File

@ -1185,8 +1185,8 @@ TwoAddressInstructionPass::CoalesceExtSubRegs(SmallVector<unsigned,4> &Srcs,
std::sort(SubIndices.begin(), SubIndices.end());
unsigned NewSubIdx = 0;
if (TRI->canCombinedSubRegIndex(MRI->getRegClass(SrcReg), SubIndices,
NewSubIdx)) {
if (TRI->canCombineSubRegIndices(MRI->getRegClass(SrcReg), SubIndices,
NewSubIdx)) {
bool Proceed = true;
if (NewSubIdx)
for (MachineRegisterInfo::reg_iterator RI = MRI->reg_begin(SrcReg),

2
lib/Target/ARM/ARMBaseRegisterInfo.cpp
View File

@ -302,7 +302,7 @@ ARMBaseRegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,
}
bool
ARMBaseRegisterInfo::canCombinedSubRegIndex(const TargetRegisterClass *RC,
ARMBaseRegisterInfo::canCombineSubRegIndices(const TargetRegisterClass *RC,
SmallVectorImpl<unsigned> &SubIndices,
unsigned &NewSubIdx) const {

17
lib/Target/ARM/ARMBaseRegisterInfo.h
View File

@ -78,14 +78,15 @@ public:
getMatchingSuperRegClass(const TargetRegisterClass *A,
const TargetRegisterClass *B, unsigned Idx) const;
/// canCombinedSubRegIndex - Given a register class and a list of sub-register
/// indices, return true if it's possible to combine the sub-register indices
/// into one that corresponds to a larger sub-register. Return the new sub-
/// register index by reference. Note the new index by be zero if the given
/// sub-registers combined to form the whole register.
virtual bool canCombinedSubRegIndex(const TargetRegisterClass *RC,
SmallVectorImpl<unsigned> &SubIndices,
unsigned &NewSubIdx) const;
/// canCombineSubRegIndices - Given a register class and a list of
/// subregister indices, return true if it's possible to combine the
/// subregister indices into one that corresponds to a larger
/// subregister. Return the new subregister index by reference. Note the
/// new index may be zero if the given subregisters can be combined to
/// form the whole register.
virtual bool canCombineSubRegIndices(const TargetRegisterClass *RC,
SmallVectorImpl<unsigned> &SubIndices,
unsigned &NewSubIdx) const;
const TargetRegisterClass *getPointerRegClass(unsigned Kind = 0) const;