RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-02 08:26:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

add support for fstcw, PR8259

Browse Source 
llvm-svn: 115154
This commit is contained in:
Chris Lattner 2010-09-30 16:39:29 +00:00
parent dd3306fcb5
commit fecf3a7717
2 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@ -1119,13 +1119,19 @@ MatchAndEmitInstruction(SMLoc IDLoc,
// First, handle aliases that expand to multiple instructions.
// FIXME: This should be replaced with a real .td file alias mechanism.
if (Op->getToken() == "fstsw") {
if (Op->getToken() == "fstsw" || Op->getToken() == "fstcw") {
MCInst Inst;
Inst.setOpcode(X86::WAIT);
Out.EmitInstruction(Inst);
delete Operands[0];
Operands[0] = X86Operand::CreateToken("fnstsw", IDLoc);
const char *Repl =
StringSwitch<const char*>(Op->getToken())
.Case("fstsw", "fnstsw")
.Case("fstcw", "fnstcw")
.Default(0);
assert(Repl && "Unknown wait-prefixed instruction");
Operands[0] = X86Operand::CreateToken(Repl, IDLoc);
}

6
test/MC/AsmParser/X86/x86_instructions.s
View File

@ -416,6 +416,11 @@ fstsw (%rax)
// CHECK: wait
// CHECK: fnstsw (%rax)
// PR8259
fstcw (%rsp)
// CHECK: wait
// CHECK: fnstcw (%rsp)
// rdar://8456382 - cvtsd2si support.
cvtsd2si %xmm1, %rax
@ -474,3 +479,4 @@ fdivrp %st(1), %st(0) // CHECK: encoding: [0xde,0xf9]
fsubrp %ST(0), %ST(1) // CHECK: encoding: [0xde,0xe9]
fsubrp %ST(1), %ST(0) // CHECK: encoding: [0xde,0xe9]