mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-23 12:24:34 +00:00
TargetInstrInfo::getNOPOpCode() has been replaced by a reference to V9::NOP.
llvm-svn: 15279
This commit is contained in:
parent
c9b9016d72
commit
fefef027f4
@ -26,6 +26,7 @@
|
||||
#include "RegAllocCommon.h"
|
||||
#include "RegClass.h"
|
||||
#include "../LiveVar/FunctionLiveVarInfo.h"
|
||||
#include "../SparcV9InstrInfo.h"
|
||||
#include "llvm/Constants.h"
|
||||
#include "llvm/DerivedTypes.h"
|
||||
#include "llvm/iPHINode.h"
|
||||
@ -550,7 +551,7 @@ void PhyRegAlloc::updateMachineCode()
|
||||
// instruction out of the delay slot). On cond2 we need
|
||||
// to insert a nop in place of the moved instruction
|
||||
if (cond2) {
|
||||
MBB.insert(MII, BuildMI(TM.getInstrInfo()->getNOPOpCode(),1));
|
||||
MBB.insert(MII, BuildMI(V9::NOP, 1));
|
||||
}
|
||||
}
|
||||
else {
|
||||
|
@ -39,7 +39,7 @@ DeleteInstruction(MachineBasicBlock& mvec,
|
||||
// to update the I-I maps.
|
||||
//
|
||||
assert(ndelay == 1 && "Not yet handling multiple-delay-slot targets");
|
||||
BBI->replace(mii.getNOPOpCode(), 0);
|
||||
BBI->replace(V9::NOP, 0);
|
||||
return;
|
||||
}
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user