RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-28 14:36:34 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
43,392 Commits 4 Branches 5 Tags 634 MiB
112572e95e
Commit Graph

6208 Commits

Author SHA1 Message Date
Dan Gohman
112572e95e Optimize setDepthDirty and setHeightDirty a little, as they showed 
up on a profile.

llvm-svn: 61344
 2008-12-22 21:11:33 +00:00
Dan Gohman
ab5072f624 Use SmallVector's pop_back_val. 
llvm-svn: 61277
 2008-12-20 16:42:33 +00:00
Dan Gohman
8c5bea15ca Use the correct Preds and Succs lists in setHeightDirty() 
and setDepthDirty(), respectively. This fixes PR3241.

llvm-svn: 61276
 2008-12-20 16:34:57 +00:00
Dan Gohman
e75b2ce6e2 Use ~0u instead of -1u as the special value, to hopefully avoid 
warnings on compilers that warn about such things.

llvm-svn: 61263
 2008-12-19 22:23:43 +00:00
Evan Cheng
da55c4ffb7 Fix PR3149. If an early clobber def is a physical register and it is tied to an input operand, it effectively extends the live range of the physical register. Currently we do not have a good way to represent this. 
172     %ECX<def> = MOV32rr %reg1039<kill>
180     INLINEASM <es:subl $5,$1
        sbbl $3,$0>, 10, %EAX<def>, 14, %ECX<earlyclobber,def>, 9, %EAX<kill>,
36, <fi#0>, 1, %reg0, 0, 9, %ECX<kill>, 36, <fi#1>, 1, %reg0, 0
188     %EAX<def> = MOV32rr %EAX<kill>
196     %ECX<def> = MOV32rr %ECX<kill>
204     %ECX<def> = MOV32rr %ECX<kill>
212     %EAX<def> = MOV32rr %EAX<kill>
220     %EAX<def> = MOV32rr %EAX
228     %reg1039<def> = MOV32rr %ECX<kill>

The early clobber operand ties ECX input to the ECX def.

The live interval of ECX is represented as this:
%reg20,inf = [46,47:1)[174,230:0)  0@174-(230) 1@46-(47)

The right way to represent this is something like
%reg20,inf = [46,47:2)[174,182:1)[181:230:0)  0@174-(182) 1@181-230 @2@46-(47)

Of course that won't work since that means overlapping live ranges defined by two val#.

The workaround for now is to add a bit to val# which says the val# is redefined by a early clobber def somewhere. This prevents the move at 228 from being optimized away by SimpleRegisterCoalescing::AdjustCopiesBackFrom.

llvm-svn: 61259
 2008-12-19 20:58:01 +00:00
Chris Lattner
27c3b1df00 Fix some release-assert warnings 
llvm-svn: 61244
 2008-12-19 17:03:38 +00:00
Rafael Espindola
7593f0004f Fix bug 3202. 
The EH_frame and .eh symbols are now private, except for darwin9 and earlier.
The patch also fixes the definition of PrivateGlobalPrefix on pcc linux.

llvm-svn: 61242
 2008-12-19 10:55:56 +00:00
Bill Wendling
d4a3c71eb1 Perform this loop only when the -debug flag is specified. 
llvm-svn: 61238
 2008-12-19 02:09:57 +00:00
Dan Gohman
3991753a76 Initialize the ImplicitDefed member, to avoid getting stale 
data from a previous block.

llvm-svn: 61237
 2008-12-19 00:46:20 +00:00
Dan Gohman
42b2f38113 Teach LowerSubregs to preserve kill/dead information when lowering 
subreg instructions.

llvm-svn: 61220
 2008-12-18 22:14:08 +00:00
Dan Gohman
ca2ab1f2c8 Make LowerSubregs' debug output for EXTRACT_SUBREG consistent with 
that of INSERT_SUBREG and SUBREG_TO_REG.

llvm-svn: 61218
 2008-12-18 22:11:34 +00:00
Dan Gohman
7000e62d3a Fix a copy+pasto in an assertion message. 
llvm-svn: 61217
 2008-12-18 22:07:25 +00:00
Dan Gohman
34e47d552b Fix indentation level. 
llvm-svn: 61216
 2008-12-18 22:06:01 +00:00
Dan Gohman
47de8c174c Print subreg information in MachineInstr::dump. 
llvm-svn: 61213
 2008-12-18 21:51:27 +00:00
Mon P Wang
84ad2a383d Added support for vector widening. 
llvm-svn: 61209
 2008-12-18 20:03:17 +00:00
Dan Gohman
fae8a30dce Give MachineLICM a name, for -time-passes etc. 
llvm-svn: 61184
 2008-12-18 01:37:56 +00:00
Dan Gohman
6b4f972c9f Move post-RA scheduling before branch folding for now, because branch 
folding's tail merging doesn't currently preserve liveness information
which post-RA scheduling requires.

llvm-svn: 61183
 2008-12-18 01:36:42 +00:00
Owen Anderson
9a489bf18a Re-apply r61158 in a form that no longer breaks tests. 
llvm-svn: 61182
 2008-12-18 01:27:19 +00:00
Owen Anderson
5f1bc95673 Revert r61158 for now, as it caused some test failures. 
llvm-svn: 61159
 2008-12-17 22:17:27 +00:00
Owen Anderson
446162d848 Fix miscompilations caused by renumbering, and enable it as part of prealloc splitting. 
llvm-svn: 61158
 2008-12-17 22:06:59 +00:00
Mon P Wang
bc3622287b Fix expansion of vsetcc to set the high bit for true instead of 1. 
llvm-svn: 61129
 2008-12-17 08:49:47 +00:00
Dan Gohman
a8796f4908 Double the amount of memory reserved for SUnits. This is a 
temporary workaround for an obscure bug. When node cloning is
used, it is possible that more SUnits will be created, and
if the SUnits std::vector has to reallocate, it will
invalidate all the graph edges.

llvm-svn: 61122
 2008-12-17 04:30:46 +00:00
Dan Gohman
6ee60e3ac3 Use getDepth() and getHeight() instead of accessing the 
Depth and Height members directly, as they may not be
current.

llvm-svn: 61121
 2008-12-17 04:25:52 +00:00
Eli Friedman
4aae828bf8 Fix for PR3225: disable a broken optimization in 
DAGTypeLegalizer::ExpandShiftWithKnownAmountBit.

In terms of restoring the optimization, the best fix here isn't 
obvious... any ideas?

llvm-svn: 61119
 2008-12-17 03:35:17 +00:00
Dale Johannesen
e348900657 A new dag combine; several permutations of this 
are there under ADD, this one was missing.

llvm-svn: 61107
 2008-12-16 22:13:49 +00:00
Owen Anderson
36aba82416 Add code to renumber split intervals into new vregs. This is disabled for now until I finish working out some iterator invalidation issues. 
llvm-svn: 61104
 2008-12-16 21:35:08 +00:00
Dan Gohman
38316f49bd Eliminate the loop that walks the critical path. Instead, just track the 
position in the critical path during the main instruction walk.  This
eliminates the need for the CritialAntiDep DenseMap.

llvm-svn: 61096
 2008-12-16 19:27:52 +00:00
Dan Gohman
f8f5625748 Preserve SourceValue information when lowering produces multiple loads from 
different offsets within the same stack slot.

llvm-svn: 61093
 2008-12-16 18:25:36 +00:00
Evan Cheng
96d87db03b We have decided not to support inline asm where an output operand with a matching input operand with incompatible type (i.e. either one is a floating point and the other is an integer or the sizes of the types differ). SelectionDAGBuild will catch these and exit with an error. 
llvm-svn: 61092
 2008-12-16 18:21:39 +00:00
Dan Gohman
10eb3ccaeb Enable anti-dependence breaking by default when post-RA scheduling is enabled. 
llvm-svn: 61078
 2008-12-16 06:21:45 +00:00
Dan Gohman
9f37a0296b When breaking an anti-dependency, don't use a register which has seen 
one of its aliases defined. This is conservative, but tricky subreg
corner cases are outside the primary aim of this pass.

llvm-svn: 61077
 2008-12-16 06:20:58 +00:00
Dan Gohman
c3e24d559b Add initial support for back-scheduling address computations, 
especially in the case of addresses computed from loop induction
variables.

llvm-svn: 61075
 2008-12-16 03:35:01 +00:00
Dan Gohman
e2cf452271 Remove some special-case logic in ScheduleDAGSDNodes's 
latency computation code that is no longer needed with the
new method for handling latencies.

llvm-svn: 61074
 2008-12-16 03:31:11 +00:00
Dan Gohman
40a40dd7c1 Fix some register-alias-related bugs in the post-RA scheduler liveness 
computation code. Also, avoid adding output-depenency edges when both
defs are dead, which frequently happens with EFLAGS defs.

Compute Depth and Height lazily, and always in terms of edge latency
values. For the schedulers that don't care about latency, edge latencies
are set to 1.

Eliminate Cycle and CycleBound, and LatencyPriorityQueue's Latencies array.
These are all subsumed by the Depth and Height fields.

llvm-svn: 61073
 2008-12-16 03:25:46 +00:00
Dan Gohman
67e694b0ea Add a simple target-independent heuristic to allow targets with no 
instruction itinerary data to back-schedule loads.

llvm-svn: 61070
 2008-12-16 02:38:22 +00:00
Dan Gohman
8ddcdef08a Move addPred and removePred out-of-line. 
llvm-svn: 61067
 2008-12-16 01:05:52 +00:00
Dan Gohman
23aae3bba9 Make addPred and removePred return void, since the return value is not 
currently used by anything.

llvm-svn: 61066
 2008-12-16 01:00:55 +00:00
Dan Gohman
d6ad3f6178 This getEdgeAttributes doesn't need a template argument. 
llvm-svn: 61065
 2008-12-16 00:55:00 +00:00
Mon P Wang
bb3c2994f0 Added support for splitting and scalarizing vector shifts. 
llvm-svn: 61050
 2008-12-15 21:44:00 +00:00
Dan Gohman
f3c46b3496 Fix printing of PseudoSourceValues in SDNode graphs. 
llvm-svn: 61036
 2008-12-15 17:28:10 +00:00
Mon P Wang
2f96113348 Added support to LegalizeType for expanding the operands of scalar to vector 
and insert vector element.  Modified extract vector element to extend the
result to match the expected promoted type.

llvm-svn: 61029
 2008-12-15 06:57:02 +00:00
Duncan Sands
ef671b5627 Reapply r60997, this time without forgetting that 
target constants are allowed to have an illegal
type.

llvm-svn: 61006
 2008-12-14 09:43:15 +00:00
Bill Wendling
380fbdc9f8 Temporarily revert r60997. It was causing this failure: 
Running /Users/void/llvm/llvm.src/test/CodeGen/Generic/dg.exp ...
FAIL: /Users/void/llvm/llvm.src/test/CodeGen/Generic/asm-large-immediate.ll
Failed with exit(1) at line 1
while running:  llvm-as < /Users/void/llvm/llvm.src/test/CodeGen/Generic/asm-large-immediate.ll |  llc | /usr/bin/grep 68719476738
Assertion failed: ((TypesNeedLegalizing || getTypeAction(VT) == Legal) && "Illegal type introduced after type legalization?"), function HandleOp, file /Users/void/llvm/llvm.src/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp, line 493.
0   llc               0x0085392e char const* std::find<char const*, char>(char const*, char const*, char const&) + 98
1   llc               0x00853e63 llvm::sys::PrintStackTraceOnErrorSignal() + 593
2   libSystem.B.dylib 0x96cac09b _sigtramp + 43
3   libSystem.B.dylib 0xffffffff _sigtramp + 1765097359
4   libSystem.B.dylib 0x96d24ec2 raise + 26
5   libSystem.B.dylib 0x96d3447f abort + 73
6   libSystem.B.dylib 0x96d26063 __assert_rtn + 101
7   llc               0x004f9018 llvm::cast_retty<llvm::SubprogramDesc, llvm::DebugInfoDesc*>::ret_type llvm::cast<llvm::Sub
...

llvm-svn: 61001
 2008-12-13 23:53:00 +00:00
Duncan Sands
7cddec2a2f LegalizeDAG is not supposed to introduce illegal 
types into the DAG if they were not already there.
Check this with an assertion.

llvm-svn: 60997
 2008-12-13 22:33:38 +00:00
Mon P Wang
2880dc8e8c Remove assertion to allow promotion of a truncating store operand 
llvm-svn: 60975
 2008-12-13 08:16:43 +00:00
Mon P Wang
da91e0e191 Added basic support for expanding VSETCC 
llvm-svn: 60974
 2008-12-13 08:15:14 +00:00
Duncan Sands
1faa6258eb On big-endian machines it is wrong to do a full 
width register load followed by a truncating
store for the copy, since the load will not place
the value in the lower bits.  Probably partial
loads/stores can never happen here, but fix it
anyway.

llvm-svn: 60972
 2008-12-13 07:18:38 +00:00
Devang Patel
5b7938b1cc Do not print empty DW_AT_comp_dir. 
llvm-svn: 60965
 2008-12-12 21:57:54 +00:00
Duncan Sands
ddce2cb415 When expanding unaligned loads and stores do not make 
use of illegal integer types: instead, use a stack slot
and copying via integer registers.  The existing code
is still used if the bitconvert is to a legal integer
type.

This fires on the PPC testcases 2007-09-08-unaligned.ll
and vec_misaligned.ll.  It looks like equivalent code
is generated with these changes, just permuted, but
it's hard to tell.

With these changes, nothing in LegalizeDAG produces
illegal integer types anymore.  This is a prerequisite
for removing the LegalizeDAG type legalization code.

While there I noticed that the existing code doesn't
handle trunc store of f64 to f32: it turns this into
an i64 store, which represents a 4 byte stack smash.
I added a FIXME about this.  Hopefully someone more
motivated than I am will take care of it.

llvm-svn: 60964
 2008-12-12 21:47:02 +00:00
Evan Cheng
56d9fc70bd Fix add/sub expansion: don't create ADD / SUB with two results (seems like everyone is doing this these days :-). Patch by Daniel M Gessel! 
llvm-svn: 60958
 2008-12-12 18:49:09 +00:00