RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-03-04 18:38:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
72,302 Commits 6 Branches 6 Tags
Commit Graph

47174 Commits

Author SHA1 Message Date
Akira Hatanaka
84f0431846 In CC_MipsO32, allocate a stack space regardless of whether the argument is 
passed in register or on the stack.

llvm-svn: 131758
 2011-05-20 21:39:54 +00:00
Jim Grosbach
c4a65b2613 Fix typo. 
llvm-svn: 131757
 2011-05-20 21:35:39 +00:00
Jim Grosbach
b2b33616c0 Add support for frame info use of the .cfi_def_cfa directive. 
llvm-svn: 131756
 2011-05-20 21:23:17 +00:00
Jim Grosbach
8c02dcbe8e Add missing leading \t when printing .cfi_def_cfa in the asmstreamer. 
llvm-svn: 131755
 2011-05-20 21:22:37 +00:00
Akira Hatanaka
cc6174d5a5 Define functions that get/set maximum call frame size. 
llvm-svn: 131752
 2011-05-20 20:11:17 +00:00
Rafael Espindola
f114810ec8 adds some attributes to attribute section when cpu is "xscale" 
(this is what used in Android NDK, when architecture is ARMv5)

patch by Koan-Sin Tan

llvm-svn: 131751
 2011-05-20 20:10:34 +00:00
Rafael Espindola
27dbdbdf4c fixes target address tBL and tBLX and sets relocation type 
of tBL/tBLX to R_ARM_THM_CALL (ARM ELF 4.7.1.6)

Patch by koan-sin tan.

llvm-svn: 131748
 2011-05-20 20:01:01 +00:00
Stuart Hastings
e3158f93ec Re-commit 131641 with fixes; de-pseudoize MOVSX16rr8 and friends. 
rdar://problem/8614450

llvm-svn: 131746
 2011-05-20 19:04:40 +00:00
Akira Hatanaka
89801a318c Make $fp and $ra callee-saved registers and let PrologEpilogInserter handle 
saving and restoring them.

llvm-svn: 131745
 2011-05-20 18:39:33 +00:00
Andrew Trick
3352db291f indvars: Prototyping Sign/ZeroExtend elimination without canonical IVs. 
No functionality enabled by default. Use -disable-iv-rewrite.
Extended IVUsers to keep track of the phi that represents the users' IV.
Added the WidenIV transform to replace a narrow IV with a wide IV
by doing a one-for-one replacement of IV users instead of expanding the
SCEV expressions. [sz]exts are removed and truncs are inserted.

llvm-svn: 131744
 2011-05-20 18:25:42 +00:00
Charles Davis
6b8caffdb2 Now that they're implemented, make the Win64 EH MCAsmStreamer methods call 
super.

llvm-svn: 131743
 2011-05-20 18:19:22 +00:00
Evan Cheng
9dbb570612 Revert accidental commit. 
llvm-svn: 131739
 2011-05-20 17:38:48 +00:00
Charles Davis
5e5cc95580 "Implement" the HandlerData Win64 EH method in the base MCStreamer. 
There's really nothing to implement. All this really does is swap to a
pseudo-section that later gets written to the unwind info struct. That
needs to be implemented in the object streamers.

llvm-svn: 131734
 2011-05-20 16:06:22 +00:00
Benjamin Kramer
83096d1db1 Rename the "sandybridge" subtarget to "corei7-avx", for GCC compatibility. 
llvm-svn: 131730
 2011-05-20 15:11:26 +00:00
Benjamin Kramer
63248bc95b Remove noisy semicolons. 
llvm-svn: 131724
 2011-05-20 09:20:25 +00:00
Cameron Zwarich
a487989a73 Fix PR9960 by teaching SimpleRegisterCoalescing::AdjustCopiesBackFrom() to preserve 
the phikill flag.

llvm-svn: 131717
 2011-05-20 03:54:04 +00:00
Andrew Trick
650ac8d64f indvars: minor cleanup in preparation for sign/zero extend elimination. 
llvm-svn: 131716
 2011-05-20 03:37:48 +00:00
Akira Hatanaka
9736ffe863 Fix bug in which nodes that write to argument registers do not get glued with the JALR node. Patch by Sasa Stankovic 
llvm-svn: 131714
 2011-05-20 02:30:51 +00:00
Akira Hatanaka
bbb0805af2 Remove code that creates unnecessary frame objects. 
llvm-svn: 131711
 2011-05-20 01:45:06 +00:00
Akira Hatanaka
e96ba812ae Define variables and functions in MipsFunctionInfo. 
This is the first of a series of patches that attempt to simplify handling of 
stack frame objects. 

llvm-svn: 131710
 2011-05-20 01:17:58 +00:00
Chad Rosier
a5f0bb3719 Don't attempt to tail call optimize for Win64. 
llvm-svn: 131709
 2011-05-20 00:59:28 +00:00
Evan Cheng
a3f5204c82 Revert r131664 and fix it in instcombine instead. rdar://9467055 
llvm-svn: 131708
 2011-05-20 00:54:37 +00:00
Cameron Zwarich
4e8f708cbb Fix PR9955 by only attaching load memory operands to load instructions and 
similarly for stores. Now "make check" passes with the MachineVerifier forced
on with the VerifyCoalescing option!

llvm-svn: 131705
 2011-05-19 23:44:34 +00:00
Eli Friedman
ecdbb58b95 Add fast-isel support for zeroext and signext ret instructions on x86. 
llvm-svn: 131689
 2011-05-19 22:16:13 +00:00
Rafael Espindola
97c81eee80 Looks like OS X assemblers (including MC) don't like 
foo:
bar = foo
.quad bar

Avoid producing it. Fixes PR9951.

llvm-svn: 131687
 2011-05-19 22:05:56 +00:00
Rafael Espindola
c03bb178a0 Misc code refactorings: 
* Remove unnecessary arguments now that ForceExpAbs is a method.
* Use ForceExpAbs in EmitAbsValue.

llvm-svn: 131683
 2011-05-19 21:40:34 +00:00
Eric Christopher
74a9e350d2 Oddly people want to use the 'r' constraint for fp constants on x86. 
Fixes rdar://9218925
Fixes PR9601

llvm-svn: 131682
 2011-05-19 21:33:47 +00:00
Charles Davis
300a470f45 Implement the EndProlog Win64 EH method on the base MCStreamer. 
llvm-svn: 131679
 2011-05-19 21:24:54 +00:00
Jason W Kim
93cb3f967d This fixes one divergence between LLVM and binutils for ARM in the 
text section.

Assume the following bit of annotated assembly:

.section	.data.rel.ro,"aw",%progbits
.align	2
.LAlpha:
.long	startval(GOTOFF)

.text
.align	2
.type	main,%function
.align	4

main: ;;; assume "main" starts at offset 0x20
0x0	push	{r11, lr}
0x4	movw	r0, :lower16:(.LAlpha-(.LBeta+8))
;;; ==> (.AddrOf(.LAlpha) - ((.AddrOf(.LBeta) - .AddrOf(".")) + 8)
;;; ==> (??? - ((16-4) + 8) = -20
0x8	movt	r0, :upper16:(.LAlpha-(.LBeta+8))
;;; ==> (.AddrOf(.LAlpha) - ((.AddrOf(.LBeta) - .AddrOf(".")) + 8)
;;; ==> (??? - ((16-8) + 8) = -16
0xc	... blah

.LBeta:
0x10	add	r0, pc, r0
0x14	... blah

.LGamma:
0x18	add	r1, pc, r1

Above snippet results in the following relocs in the .o file for the
first pair of movw/movt instructions

00000024 R_ARM_MOVW_PREL_NC .LAlpha
00000028 R_ARM_MOVT_PREL .LAlpha

And the encoded instructions in the .o file for main: must be

00000020 <main>:
20:	e92d4800 push	{fp, lr}
24:	e30f0fec movw	r0, #65516	; 0xffec i.e. -20
28:	e34f0ff0 movt	r0, #65520	; 0xfff0 i.e. -16

However, llc (prior to this commit) generates the following sequence

00000020 <main>:
20:	e92d4800 push	{fp, lr}
24:	e30f0fec movw	r0, #65516	; 0xffec - i.e. -20
28:	e34f0fff movt	r0, #65535	; 0xffff - i.e. -1

What has to happen in the ArmAsmBackend is that if the relocation is PC
relative, the 16 bits encoded as part of movw and movt must be both addends,
not addresses. It makes sense to encode addresses by right shifting the value
by 16, but the result is incorrect for PIC.
i.e., the right shift by 16 for movt is ONLY valid for the NON-PCRel case.

This change agrees with what GNU as does, and makes the PIC code run.

MC/ARM/elf-movt.s covers this case.

llvm-svn: 131674
 2011-05-19 20:55:25 +00:00
Devang Patel
8d9eb3b0f7 Reapply r131605. This time with a fix, which is to use NoFolder. 
llvm-svn: 131673
 2011-05-19 20:52:46 +00:00
Rafael Espindola
826d41a144 ADD64ri32 sign extends its argument, so we need to use a R_X86_64_32S. 
Fixes PR9934.

We really need to start tblgening the relocation info :-(

llvm-svn: 131669
 2011-05-19 20:32:34 +00:00
Akira Hatanaka
669a518bab Align i64 arguments to 64 bit boundaries. 
llvm-svn: 131668
 2011-05-19 20:29:48 +00:00
Charles Davis
925eab3fd7 Implement the Win64 EH prolog instruction methods on the base MCStreamer. 
I had to change the API slightly to avoid overloading issues.

llvm-svn: 131666
 2011-05-19 19:35:55 +00:00
Evan Cheng
efcc06b08f crc32 with 64-bit output zeros upper 32-bits. rdar://9467055 
llvm-svn: 131664
 2011-05-19 18:57:12 +00:00
Stuart Hastings
a68d5a99c0 Update some currently-disabled code, preparing for eventual use. 
llvm-svn: 131663
 2011-05-19 18:48:20 +00:00
Akira Hatanaka
0ed99ae9e9 Increase number of available registers when target is MIPS32. 
llvm-svn: 131660
 2011-05-19 18:25:03 +00:00
Evan Cheng
113ac155c6 Add comment. 
llvm-svn: 131659
 2011-05-19 18:18:39 +00:00
Akira Hatanaka
adf693ba31 Simplify CC_MipsO32 and merge it with CC_MipsO32_VarArgs. Patch by Sasa Stankovic. 
llvm-svn: 131657
 2011-05-19 18:06:05 +00:00
Joerg Sonnenberger
5efd18ca60 Reapply 131644 including the missing header changes: 
Introduce -fatal-assembler-warnings for the obvious purpose

llvm-svn: 131655
 2011-05-19 18:00:13 +00:00
Stuart Hastings
ff15dfa12e Reverting 131641 to investigate 'bot complaint. 
llvm-svn: 131654
 2011-05-19 17:54:42 +00:00
Eli Friedman
8cb4a78596 Revert r131644; it's breaking the build. 
llvm-svn: 131653
 2011-05-19 17:48:09 +00:00
Charles Davis
bb99a68546 Turns out GAS does have Win64 EH directives. (It also supports WinCE EH.) Make 
ours compatible with GAS.

In retrospect, I should have emailed binutils about this earlier. Thanks to
Kai Tietz for pointing out that GAS already had SEH directives.

llvm-svn: 131652
 2011-05-19 17:46:39 +00:00
Jim Grosbach
db1450056a 80 columns. 
llvm-svn: 131649
 2011-05-19 17:34:53 +00:00
Joerg Sonnenberger
951d2761f6 Introduce -fatal-assembler-warnings for the obvious purpose 
llvm-svn: 131644
 2011-05-19 17:27:01 +00:00
Akira Hatanaka
fb42792a55 Fix data layout string. i64 is aligned to 64 bit boundaries. 
llvm-svn: 131642
 2011-05-19 17:21:09 +00:00
Stuart Hastings
7baa1babdb Revise MOVSX16rr8/MOVZX16rr8 (and rm variants) to no longer be 
pseudos.  rdar://problem/8614450

llvm-svn: 131641
 2011-05-19 16:59:50 +00:00
Cameron Zwarich
0b52f1e647 Use the correct register class for Cell varargs spilling. This fixes all of the 
verifier failures in the CodeGen/CellSPU tests.

llvm-svn: 131631
 2011-05-19 04:44:19 +00:00
Mon P Wang
9c138e7a7d Fixed sdiv and udiv for <4 x i16>. The test from r125402 still applies for this change. 
llvm-svn: 131630
 2011-05-19 04:15:07 +00:00
Charles Davis
e6942fd10b Implement the StartChained and EndChained Win64 EH methods on MCStreamer. 
llvm-svn: 131629
 2011-05-19 04:04:13 +00:00
Cameron Zwarich
fa285d651f Make CodeGen/PowerPC/2007-09-11-RegCoalescerAssert.ll pass with the verifier. 
llvm-svn: 131627
 2011-05-19 03:11:06 +00:00