RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-07 04:38:20 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
5,938 Commits 6 Branches 6 Tags
Commit Graph

700 Commits

Author SHA1 Message Date
Misha Brukman
5639a6279e Added support for callee- and caller-save registers. 
llvm-svn: 4897
 2002-12-03 23:11:21 +00:00
Chris Lattner
8cadeb99ab Fix broken ret opcode, grr... 
llvm-svn: 4895
 2002-12-03 22:50:02 +00:00
Chris Lattner
a31be4e958 Fix instsel for calls 
llvm-svn: 4891
 2002-12-03 20:30:12 +00:00
Chris Lattner
5629544811 Fix the build 
llvm-svn: 4884
 2002-12-03 18:15:59 +00:00
Brian Gaeke
c850694f49 brg 
Add support for cast ... to bool in visitCastInst (it's a start, anyways...)

llvm-svn: 4883
 2002-12-03 07:36:03 +00:00
Chris Lattner
5f0614914e Split the machine code emitter completely out of the printer 
llvm-svn: 4882
 2002-12-03 06:34:06 +00:00
Chris Lattner
99e7784512 * Move information about Implicit Defs/Uses into X86InstrInfo.def. 
* Expose information about implicit defs/uses of register through the
  MachineInstrInfo.h file.

llvm-svn: 4877
 2002-12-03 05:42:53 +00:00
Chris Lattner
56c48a37a8 Initialize implicit uses/defs fields for sparc backend to empty list 
llvm-svn: 4876
 2002-12-03 05:41:54 +00:00
Brian Gaeke
48759a6af9 brg 
X86Implicit.cpp, X86Implicit.h: New files.
InstSelectSimple.cpp: Add some clarifications in visitCallInst comments.

llvm-svn: 4874
 2002-12-03 00:51:09 +00:00
Chris Lattner
e66d3e90ce More support for machine code emission: raw instructions 
llvm-svn: 4872
 2002-12-02 21:56:18 +00:00
Chris Lattner
c1d0d21002 Expose explicit type 
llvm-svn: 4871
 2002-12-02 21:50:41 +00:00
Chris Lattner
f48a330fd8 Start implementing MachineCodeEmitter 
llvm-svn: 4870
 2002-12-02 21:44:34 +00:00
Chris Lattner
cd65711437 Eliminate OtherFrm 
llvm-svn: 4868
 2002-12-02 21:40:58 +00:00
Chris Lattner
e8640c05cc Remove comment 
Remove handling of OtherFrm

llvm-svn: 4867
 2002-12-02 21:40:46 +00:00
Chris Lattner
8227eea4fe Initial support for machine code emission 
llvm-svn: 4866
 2002-12-02 21:24:12 +00:00
Misha Brukman
0b310e3359 Fix order of operands on a store from reg to [reg+offset]. 
llvm-svn: 4857
 2002-12-02 21:10:35 +00:00
Chris Lattner
89de3f1fc5 Add rawfrm flags 
llvm-svn: 4841
 2002-12-01 23:25:59 +00:00
Chris Lattner
d7ae75d381 Don't add implicit regs 
llvm-svn: 4840
 2002-12-01 23:24:58 +00:00
Brian Gaeke
1700fefdeb brg 
InstSelectSimple.cpp: Refactor out conversion of byte, short -> int
  from visitReturnInst() to new method, promote32().
 Use it in both visitReturnInst() and visitCallInst().

llvm-svn: 4839
 2002-11-30 11:57:28 +00:00
Brian Gaeke
b6fc905124 brg 
InstSelectSimple.cpp: First draft of visitCallInst method, handling
 int/float args.
X86InstrInfo.def: Add entries for CALL with 32-bit pc relative arg, and
 PUSH with 32-bit reg arg.

llvm-svn: 4838
 2002-11-29 12:01:58 +00:00
Brian Gaeke
d944e15946 brg 
InstSelectSimple.cpp: Add some comments that say what I'm going to do for
 calls and casts.

llvm-svn: 4832
 2002-11-26 10:43:30 +00:00
Misha Brukman
3ba057b8c4 Oops. Got the MOVrm and MOVmr mixed up. Fixed. We can now print out 
instructions correctly.

llvm-svn: 4830
 2002-11-22 23:15:27 +00:00
Misha Brukman
a301022017 Enable the register allocator pass. 
llvm-svn: 4829
 2002-11-22 22:45:07 +00:00
Misha Brukman
02c0acabb9 Added methods to read/write values to stack in .h, fixed implementation in 
.cpp to return the iterator correctly.

llvm-svn: 4827
 2002-11-22 22:43:47 +00:00
Misha Brukman
23d923ff18 Added -*- C++ -*- mode to the comments. 
llvm-svn: 4826
 2002-11-22 22:42:50 +00:00
Misha Brukman
e43fe85591 Add a simple way to add memory locations of format [reg+offset] 
llvm-svn: 4825
 2002-11-22 22:42:12 +00:00
Brian Gaeke
2d771c7b5f lib/Target/X86/InstSelectSimple.cpp: Add visitCallInst, visitCastInst. 
llvm-svn: 4821
 2002-11-22 11:07:01 +00:00
Chris Lattner
fe85dd13d2 Handle cmp Reg, 0 correctly 
llvm-svn: 4819
 2002-11-21 23:30:00 +00:00
Chris Lattner
6021c0d120 Printing support for more stuff 
llvm-svn: 4818
 2002-11-21 22:49:46 +00:00
Chris Lattner
a147d38780 Don't add implicit operands 
llvm-svn: 4817
 2002-11-21 22:49:20 +00:00
Chris Lattner
de36dd3a36 Fix off by one bug 
llvm-svn: 4816
 2002-11-21 22:48:15 +00:00
Chris Lattner
de6d53e549 Add fixme 
llvm-svn: 4815
 2002-11-21 22:48:01 +00:00
Chris Lattner
93c5c3ff44 Minor code cleanups 
llvm-svn: 4814
 2002-11-21 21:04:50 +00:00
Chris Lattner
af8c29b47d Implement printing of store instructions 
llvm-svn: 4813
 2002-11-21 21:03:39 +00:00
Chris Lattner
918179475a The big change here is to handle printing/emission of X86II::MRMSrcMem 
instructions.  Right now the only users are load instructions, and Misha's
spill code

llvm-svn: 4812
 2002-11-21 20:44:15 +00:00
Chris Lattner
2112a6d7b8 Remove implicit information from instruction selector 
llvm-svn: 4811
 2002-11-21 18:54:29 +00:00
Chris Lattner
c9e824d750 Add printing information for MUL and DIV 
llvm-svn: 4810
 2002-11-21 18:54:14 +00:00
Chris Lattner
d2207d5464 Fix a bug that prevented compilation of multiple functions 
llvm-svn: 4809
 2002-11-21 17:26:58 +00:00
Chris Lattner
fab5468d86 Remove opcode information for instructions that are completely defined now 
llvm-svn: 4805
 2002-11-21 17:12:55 +00:00
Chris Lattner
d432d2f75e Add printing support for sahf & setcc 
llvm-svn: 4804
 2002-11-21 17:10:57 +00:00
Chris Lattner
766d0da035 Add printing support for /0 /1 type instructions 
llvm-svn: 4803
 2002-11-21 17:09:01 +00:00
Chris Lattner
9f9d6aef08 Add support for /0 /1, etc type instructions 
llvm-svn: 4802
 2002-11-21 17:08:49 +00:00
Chris Lattner
b1b5855551 Rename the SetCC X86 instructions to reflect the fact that they are the 
register versions

llvm-svn: 4800
 2002-11-21 16:19:42 +00:00
Chris Lattner
d6236d8100 Simplify setcc code a bit 
llvm-svn: 4799
 2002-11-21 15:52:38 +00:00
Chris Lattner
2f9488d131 Support Registers of the form (B8+ rd) for example 
llvm-svn: 4798
 2002-11-21 02:00:20 +00:00
Chris Lattner
32bfb6a115 Dont' set flags 
llvm-svn: 4797
 2002-11-21 01:59:50 +00:00
Chris Lattner
aa8aa73902 Implement printing more, implement opcode output more 
llvm-svn: 4796
 2002-11-21 01:33:44 +00:00
Chris Lattner
53a9c9aac6 Huge diff do to reindeinting comments. 
Basically just adds OpSize flags for instructions that need them.

llvm-svn: 4795
 2002-11-21 01:33:28 +00:00
Chris Lattner
92a3c2c77d Add new prefix flag 
llvm-svn: 4794
 2002-11-21 01:32:55 +00:00
Chris Lattner
228180c2ae Print another class of instructions correctly, giving us: xorl EDX, EDX 
for example.

llvm-svn: 4793
 2002-11-21 00:30:01 +00:00