RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2026-07-25 20:56:15 -04:00
Code Issues 2 Packages Projects Releases 7 Wiki Activity
185,388 Commits 6 Branches 8 Tags
bf5edcf100a6b94de4a6b5f60c2ddb137476ea63
Commit Graph

3 Commits

Author SHA1 Message Date
Matt Arsenault ae5999e106 GlobalISel: Remove unsigned variant of SrcOp 
Force using Register.

One downside is the generated register enums require explicit
conversion.

llvm-svn: 364194
 2019-06-24 16:16:12 +00:00
Matt Arsenault 0738f328d7 CodeGen: Introduce a class for registers 
Avoids using a plain unsigned for registers throughoug codegen.
Doesn't attempt to change every register use, just something a little
more than the set needed to build after changing the return type of
MachineOperand::getReg().

llvm-svn: 364191
 2019-06-24 15:50:29 +00:00
Tim Northover fefb8f4f37 CodeGen: factor out swifterror value tracking. 
llvm-svn: 361607
 2019-05-24 08:39:43 +00:00