RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-12 07:41:14 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
14,852 Commits 6 Branches 6 Tags
Commit Graph

2338 Commits

Author SHA1 Message Date
Reid Spencer
c4abcbefb1 Changes For Bug 352 
Move include/Config and include/Support into include/llvm/Config,
include/llvm/ADT and include/llvm/Support. From here on out, all LLVM
public header files must be under include/llvm/.

llvm-svn: 16137
 2004-09-01 22:55:40 +00:00
Nate Begeman
220175aa4d convert M and MD form instructions to generated asm writer 
llvm-svn: 16121
 2004-08-31 02:28:08 +00:00
Nate Begeman
e58512a61c Move yet more instructions over to being printed by the generated asm writer 
llvm-svn: 16112
 2004-08-30 02:28:06 +00:00
Reid Spencer
59cb27bcdc Reduce the number of arguments in the instruction builder and make some 
improvements on instruction selection that account for register and frame
index bases.

Patch contributed by Jeff Cohen. Thanks Jeff!

llvm-svn: 16110
 2004-08-30 00:13:26 +00:00
Nate Begeman
7792aa1f8b Convert A-Form instructions to auto-generated asm writer 
llvm-svn: 16107
 2004-08-29 22:45:13 +00:00
Nate Begeman
4a284c7521 Register sizes should be specified in bits 
llvm-svn: 16106
 2004-08-29 22:03:40 +00:00
Nate Begeman
68e2dd66af Improvements to int->float cast code for PPC-64 
llvm-svn: 16105
 2004-08-29 22:02:43 +00:00
Nate Begeman
923af3763d Implement the following missing functionality in the PPC backend: 
cast fp->bool
cast ulong->fp
algebraic right shift long by non-constant value
These changes tested across most of the test suite.  Fixes Regression/casts

llvm-svn: 16081
 2004-08-29 08:19:32 +00:00
Nate Begeman
c0e42be976 Register sizes are in bits, not bytes 
llvm-svn: 16070
 2004-08-27 04:28:10 +00:00
Alkis Evlogimenos
100c89e9ea Add getAllocatableSet() function. 
llvm-svn: 16059
 2004-08-26 22:21:04 +00:00
Brian Gaeke
69fc098326 Previous checkin broke printf(%a) support for fp constants-- re-fix it. 
llvm-svn: 16051
 2004-08-25 19:37:26 +00:00
Brian Gaeke
8b65b55ec1 New version of Bill Wendling's PR33 patch. 
llvm-svn: 16050
 2004-08-25 19:00:42 +00:00
Chris Lattner
6781bb48eb Add -sse[,2,3] arguments to LLC 
llvm-svn: 16018
 2004-08-24 08:18:44 +00:00
Chris Lattner
28c7ae5697 Nuke commented out stuff 
llvm-svn: 16017
 2004-08-24 08:18:27 +00:00
Brian Gaeke
e91606291d This code is dodgy, but the guaranteed assertion failure doesn't help anything. 
llvm-svn: 16014
 2004-08-24 06:41:40 +00:00
Brian Gaeke
ae3378f354 Fix bug in PhyRegAlloc::setCallInterferences() handling call through a 
null pointer.

llvm-svn: 16013
 2004-08-24 06:41:39 +00:00
Brian Gaeke
a4eb36282c Revise head-of-file comment. 
Eliminate some excess whitespace.
Fix bug in CallArgsDescriptor::get() handling call through a null pointer.

llvm-svn: 16012
 2004-08-24 06:41:38 +00:00
Nate Begeman
0069f07741 Kill a majority of unnecessary sign extensions for byte loads 
llvm-svn: 15991
 2004-08-22 08:10:15 +00:00
Nate Begeman
72ec463dc7 Don't hard code the offset of the saved R31 in functions with frame pointers 
llvm-svn: 15990
 2004-08-22 08:09:17 +00:00
Nate Begeman
e6aace2ecb Back out branchless SetCC code. While it helped a lot in some cases, it 
hurt a lot in others.  Instead, improve branching version of SetCC and
Select instructions.  The old code will be in CVS should we ever need to
dig it up again.

llvm-svn: 15979
 2004-08-21 20:42:14 +00:00
Chris Lattner
15593f74c1 Switch from bytes to bits for alignment. 
Also, change GPRC for PPC32 to align on 32-bit boundary instead of 64-bit

llvm-svn: 15975
 2004-08-21 20:14:40 +00:00
Chris Lattner
64d3bc5e85 Switch from bytes to bits for alignment for consistency 
llvm-svn: 15974
 2004-08-21 20:14:13 +00:00
Chris Lattner
4427fd9a3c Reduce uses of getRegClass 
llvm-svn: 15973
 2004-08-21 20:13:52 +00:00
Chris Lattner
ac0dba87bd Convert regclass alignment from bytes to bites 
llvm-svn: 15972
 2004-08-21 20:13:09 +00:00
Chris Lattner
484126d8f8 Convert bytes to bits in alignment 
llvm-svn: 15971
 2004-08-21 20:09:46 +00:00
Chris Lattner
db3e26f50a Reduce uses of getRegClass 
llvm-svn: 15968
 2004-08-21 19:51:17 +00:00
Chris Lattner
23a0219a11 Fix warning 
llvm-svn: 15964
 2004-08-21 19:11:03 +00:00
Nate Begeman
dd700ce5e4 Move XForm instructions over to the auto-generated asm writer 
llvm-svn: 15962
 2004-08-21 05:56:39 +00:00
Chris Lattner
b85cd02a4e Add two values 
llvm-svn: 15959
 2004-08-21 02:17:39 +00:00
Nate Begeman
6c4bd28dc1 remove some things from the todo list. 
llvm-svn: 15956
 2004-08-20 18:46:54 +00:00
Chris Lattner
cd2b92c36e Do not register ppc64 yet, as it breaks the SparcV9 backend 
llvm-svn: 15955
 2004-08-20 18:09:18 +00:00
Nate Begeman
2f68d05d47 Implement code to convert SetCC into straight line code where appropriate. Add necessary instructions for this transformation to the .td file. 
llvm-svn: 15952
 2004-08-20 09:56:22 +00:00
Misha Brukman
8bfcf0d2e9 Fix opcodes being printed in caps (the more general fix may be `AsmWriter') 
llvm-svn: 15932
 2004-08-19 21:56:12 +00:00
Misha Brukman
1bdac3b68d Stack space for argument passing is 32 regardless of 32- vs. 64-bit arch. 
Thanks to Nate Begeman for pointing this out.

llvm-svn: 15930
 2004-08-19 21:51:19 +00:00
Misha Brukman
70f027b623 LR needs to be saved at 16-byte offset on a 64-bit arch 
llvm-svn: 15929
 2004-08-19 21:36:14 +00:00
Misha Brukman
2c3423694a On 64-bit PowerPC, pointers are 8 bytes, so parameter area offset is 48, not 24 
llvm-svn: 15928
 2004-08-19 21:34:05 +00:00
Misha Brukman
21df6f6757 This PHI has 4 additional operands, not 2. 
llvm-svn: 15926
 2004-08-19 21:00:12 +00:00
Misha Brukman
e438dc224e Use the appropriate 64-bit register description file. 
llvm-svn: 15922
 2004-08-19 19:36:57 +00:00
Misha Brukman
ffaa056155 Fix more remaining 32-bit vestiges of PowerPC 
llvm-svn: 15919
 2004-08-19 18:49:58 +00:00
Misha Brukman
409030d6b4 Fix another vestige of the 32-bit PowerPC backend. 
llvm-svn: 15918
 2004-08-19 16:50:30 +00:00
Misha Brukman
9ec6a58d15 Correct character prepended to global symbols ('.'), use Mangler consistently 
llvm-svn: 15917
 2004-08-19 16:33:56 +00:00
Misha Brukman
b2f68d6752 * Eliminate global base register, r2 is used for that on AIX/PowerPC 
* Fix bug from 32-bit PowerPC days of 2-register long split

llvm-svn: 15916
 2004-08-19 16:29:25 +00:00
Misha Brukman
7a0735b46b Wrap long lines. 
llvm-svn: 15915
 2004-08-19 16:28:30 +00:00
Nate Begeman
0975cdde75 Convert casts that will have no effect into move instructions. 
llvm-svn: 15914
 2004-08-19 08:07:50 +00:00
Nate Begeman
81c97654da Clean up floating point instruction selection. 
Change int->float cast code to put conversion constants in constant pool.
Shorten code sequence for constant pool fp loads.
Remove LOADLoDirect/LOADLoIndirect psuedo instructions and tweak asmwriter

llvm-svn: 15913
 2004-08-19 05:20:54 +00:00
Brian Gaeke
9e089c115d M_DUMMY_PHI_FLAG is no longer used to distinguish V9::PHI. Get rid of it and 
its TargetInstrInfo accessor.

llvm-svn: 15907
 2004-08-18 20:04:28 +00:00
Brian Gaeke
7364ea9c20 Instead of using isDummyPhiInstr, we just compare the opcode with V9::PHI. 
llvm-svn: 15906
 2004-08-18 20:04:24 +00:00
Chris Lattner
e05dc155e3 Convert to the new MachineFunctionInfo interface 
llvm-svn: 15904
 2004-08-18 18:13:37 +00:00
Brian Gaeke
fe9e248fcc The SparcV9 target no longer uses any pseudoinstructions (SETSW, SETUW, 
SETX) or M_PSEUDO_FLAG.

llvm-svn: 15901
 2004-08-18 17:44:16 +00:00
Brian Gaeke
7d8f0e566d The Create*Const methods don't need to pass around a TargetMachine reference. 
Other minor cleanups.

llvm-svn: 15900
 2004-08-18 17:44:15 +00:00