RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-13 22:58:50 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
02aeb2ffb1
llvm-mirror/test/MC/Mips/mips32r5
History
Simon Dardis 18b7d75488 [mips] Weaken asm predicate for memory offsets 
The isMemWithSimmOffset predicate rejects relocations which is incorrect
behaviour. Linkers and other tools should handle|warn|error when the
field overflows.

Reviewers: dsanders, vkalintiris

Differential Revision: http://reviews.llvm.org/D20727

llvm-svn: 270995
2016-05-27 13:56:36 +00:00
..
abiflags.s
invalid-mips32.s [mips] Added support for the ERETNC instruction. 2015-07-20 12:28:56 +00:00
invalid-mips32r2.s [mips] Added support for the ERETNC instruction. 2015-07-20 12:28:56 +00:00
invalid-mips32r3.s [mips] Added support for the ERETNC instruction. 2015-07-20 12:28:56 +00:00
invalid-mips64r2.s
invalid.s Revert "[mips][microMIPS] Implement CFC*, CTC* and LDC* instructions" 2016-05-12 12:46:06 +00:00
valid-xfail.s [mips][ias] Removed DSP/DSPr2 instructions from base architecture valid-xfail.s's. 2015-12-07 14:12:44 +00:00
valid.s [mips] Weaken asm predicate for memory offsets 2016-05-27 13:56:36 +00:00