RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-26 22:34:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/test/TableGen
History
Aditya Nandakumar bc8958cf86 [GISel]: Make GlobalISelEmitter rule prioritization compatible with selectionDAG 
This patch changes GlobalISelEmitter to rank patterns similar to how the
DAG does it (ie it computes a score for a pattern and adds the added
complexity to it).
This is so that the decision tree for GISelSelector remains compatible
with that of SelectionDAG.

https://reviews.llvm.org/D43270

llvm-svn: 325401
2018-02-16 22:37:15 +00:00
..
2003-08-03-PassCode.td
…
2006-09-18-LargeInt.td
…
2010-03-24-PrematureDefaults.td
…
AllowDuplicateRegisterNames.td
[TableGen] Give the option of tolerating duplicate register names
2017-12-07 09:51:55 +00:00
AnonDefinitionOnDemand.td
…
AsmPredicateCondsEmission.td
Use std::bitset for SubtargetFeatures.
2015-05-26 10:47:10 +00:00
AsmVariant.td
[TableGen] Add a proper namespace to an Instruction in an AsmMatcher test. This is required after r307358.
2017-07-07 05:50:45 +00:00
BitOffsetDecoder.td
…
BitsInit.td
…
BitsInitOverflow.td
…
cast-list-initializer.td
TableGen: Support folding casts from bits to int
2015-07-31 01:12:06 +00:00
cast.td
…
ClassInstanceValue.td
…
ConcatenatedSubregs.td
Address r311914 review comments
2017-08-28 20:11:27 +00:00
CStyleComment.td
…
Dag.td
…
defmclass.td
…
DefmInherit.td
…
DefmInsideMultiClass.td
…
DuplicateFieldValues.td
[tablegen] Delete duplicates from a vector without skipping elements
2016-12-01 19:38:50 +00:00
eq.td
…
eqbit.td
…
FieldAccess.td
…
foreach-eval.td
[tablegen] Fixed few !foreach evaluation issues.
2018-02-09 18:37:55 +00:00
foreach.td
…
ForeachList.td
…
ForeachLoop.td
…
ForwardRef.td
…
GeneralList.td
…
GlobalISelEmitter.td
[GISel]: Make GlobalISelEmitter rule prioritization compatible with selectionDAG
2018-02-16 22:37:15 +00:00
HwModeSelect.td
TableGen support for parameterized register class information
2017-09-14 16:56:21 +00:00
if-empty-list-arg.td
…
if.td
[TableGen] Make sure !if is evaluated throughout class inheritance.
2018-01-30 19:29:21 +00:00
ifbit.td
…
Include.inc
…
Include.td
…
IntBitInit.td
…
intrinsic-long-name.td
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
intrinsic-struct.td
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
intrinsic-varargs.td
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
LazyChange.td
…
LetInsideMultiClasses.td
…
lisp.td
…
list-element-bitref.td
…
ListArgs.td
…
ListArgsSimple.td
…
listconcat.td
…
ListConversion.td
…
ListManip.td
…
ListOfList.td
…
ListSlices.td
…
lit.local.cfg
…
LoLoL.td
…
math.td
TableGen: Add operator !or
2016-11-15 06:49:28 +00:00
MultiClass.td
…
MultiClassDefName.td
[TableGen] Resolve complex def names inside multiclasses
2015-05-21 04:32:56 +00:00
MultiClassInherit.td
…
MultiPat.td
…
nested-comment.td
…
NestedForeach.td
…
Paste.td
…
pr8330.td
…
RegisterBankEmitter.td
TableGen: Fix infinite recursion in RegisterBankEmitter
2017-01-30 15:07:01 +00:00
RegisterEncoder.td
[TableGen] Add EncoderMethod to RegisterOperand
2017-05-15 10:13:07 +00:00
RelTest.td
[mips] Improve diagnostics for instruction mapping
2018-01-08 16:25:40 +00:00
SetTheory.td
…
SiblingForeach.td
…
Slice.td
…
strconcat.td
…
String.td
…
subst2.td
…
subst.td
…
SuperSubclassSameName.td
…
TargetInstrInfo.td
…
TargetInstrSpec.td
…
TemplateArgRename.td
…
Tree.td
…
TreeNames.td
…
trydecode-emission2.td
tests: accept different TargetOpcode values.
2016-07-07 17:51:42 +00:00
trydecode-emission3.td
tests: accept different TargetOpcode values.
2016-07-07 17:51:42 +00:00
trydecode-emission.td
tests: accept different TargetOpcode values.
2016-07-07 17:51:42 +00:00
TwoLevelName.td
Add test cases that will show the bug that was fixed in r256725.
2016-01-13 07:53:11 +00:00
UnsetBitInit.td
…
UnterminatedComment.td
Make shell redirection construct portable
2017-07-12 13:24:46 +00:00
usevalname.td
…
ValidIdentifiers.td
…