RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-27 06:54:30 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/lib/Target/ARM
History
Jim Laskey 160a8aa339 1. Remove condition on delete. 
2. Protect and outline createTargetAsmInfo.

3. Misc. kruft.

llvm-svn: 30169
2006-09-07 23:39:26 +00:00
..
.cvsignore
Ignore generated files
2006-05-27 01:23:30 +00:00
ARM.h
add more condition codes
2006-09-02 20:24:25 +00:00
ARM.td
getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd.
2006-05-18 00:12:58 +00:00
ARMAsmPrinter.cpp
Make target asm info a property of the target machine.
2006-09-07 22:06:40 +00:00
ARMFrameInfo.h
use @ for comments
2006-08-25 17:55:16 +00:00
ARMInstrInfo.cpp
change the addressing mode of the str instruction to reg+imm
2006-08-08 20:35:03 +00:00
ARMInstrInfo.h
change the addressing mode of the str instruction to reg+imm
2006-08-08 20:35:03 +00:00
ARMInstrInfo.td
add the orr instruction
2006-09-06 18:03:12 +00:00
ARMISelDAGToDAG.cpp
add support for returning 64bit values
2006-09-04 19:05:01 +00:00
ARMRegisterInfo.cpp
Completely eliminate def&use operands. Now a register operand is EITHER a
2006-09-05 02:31:13 +00:00
ARMRegisterInfo.h
getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd.
2006-05-18 00:12:58 +00:00
ARMRegisterInfo.td
Constify some methods. Patch provided by Anton Vayvod, thanks!
2006-08-17 22:00:08 +00:00
ARMTargetAsmInfo.cpp
Break out target asm info into separate files.
2006-09-07 22:05:02 +00:00
ARMTargetAsmInfo.h
Break out target asm info into separate files.
2006-09-07 22:05:02 +00:00
ARMTargetMachine.cpp
1. Remove condition on delete.
2006-09-07 23:39:26 +00:00
ARMTargetMachine.h
1. Remove condition on delete.
2006-09-07 23:39:26 +00:00
Makefile
added a skeleton of the ARM backend
2006-05-14 22:18:28 +00:00
README.txt
add a README.txt
2006-08-22 12:22:46 +00:00

README.txt 

//===---------------------------------------------------------------------===//
// Random ideas for the ARM backend.
//===---------------------------------------------------------------------===//

Consider implementing a select with two conditional moves:

cmp x, y
moveq dst, a
movne dst, b