RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-08 04:11:27 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
38470d9745
llvm-mirror/test
History
Sam Parker 38470d9745 [ARM][MVE] Sink vector shift operand 
Recommit e0b966643fc2. sub instructions were being generated for the
negated value, and for some reason they were the register only ones.
I think the problem was because I was grabbing the 'zero' from
vmovimm, which is a target constant. Now I'm just generating a new
Constant zero and so rsb instructions are now generated.

Original commit message:

The shift amount operand can be provided in a general purpose
register so sink it. Flip the vdup and negate so the existing
patterns can be used for matching.

Differential Revision: https://reviews.llvm.org/D70841
2019-12-12 14:34:00 +00:00
..
Analysis [ValueTracking] Pointer is known nonnull after load/store 2019-12-11 20:32:29 +01:00
Assembler [DebugInfo] Remove the DIFlagArgumentNotModified debug info flag 2019-11-20 13:18:40 +01:00
Bindings Updated the OCaml/bitwriter.ml test for OCaml 4.06+ 2019-11-30 13:35:23 +01:00
Bitcode Add support for multi-module bitcode files to llvm-dis 2019-11-14 10:40:41 -08:00
BugPoint bugpoint: Add option to disable attribute removal 2019-11-19 11:11:00 +05:30
CodeGen [ARM][MVE] Sink vector shift operand 2019-12-12 14:34:00 +00:00
DebugInfo [DWARF5][DWARFVerifier] Check that Skeleton compilation unit does not have children. 2019-12-12 10:59:10 +03:00
Demangle
Examples Revert "[Examples] Add IRTransformations directory to examples." 2019-12-01 22:20:20 +00:00
ExecutionEngine [ORC][JITLink] Add support for weak references, and improve handling of static 2019-11-28 13:30:49 -08:00
Feature Revert "[ARM] Allocatable Global Register Variables for ARM" 2019-11-29 17:01:05 +00:00
FileCheck [FileCheck] Given multiple -dump-input, prefer most verbose 2019-12-03 14:21:13 -05:00
Instrumentation Revert "[Coverage] Revise format to reduce binary size" 2019-12-04 10:35:14 -08:00
Integer
JitListener
Linker [IRMover] Set Address Space for moved global values 2019-11-05 16:32:48 -08:00
LTO
MachineVerifier [MachineVerifier] Improve checks of target instructions operands. 2019-12-03 10:20:52 +01:00
MC [WebAssembly] Add new export_name clang attribute for controlling wasm export names 2019-12-11 11:54:57 -08:00
Object [llvm-readelf/llvm-readobj] - Improved the error reporting in a few method related to versioning. 2019-12-10 13:08:18 +03:00
ObjectYAML
Other [VectorUtils] Introduce the Vector Function Database (VFDatabase). 2019-12-10 16:36:44 +00:00
Reduce
SafepointIRVerifier
Support
SymbolRewriter
TableGen [IR] Split out target specific intrinsic enums into separate headers 2019-12-11 18:02:14 -08:00
ThinLTO/X86 [ThinLTO] Add option to disable readonly/writeonly attribute propagation 2019-12-05 16:33:54 -08:00
tools [llvm-dwarfdump] Add blank line after printing line table 2019-12-12 14:06:10 +00:00
Transforms Temporarily Revert "[DataLayout] Fix occurrences that size and range of pointers are assumed to be the same." 2019-12-12 10:29:54 +00:00
Unit
Verifier Verifier: Check frame-pointer attribute values 2019-12-11 19:53:49 +05:30
YAMLParser
.clang-format
CMakeLists.txt Introduce llvm-install-name-tool 2019-11-19 23:42:37 -08:00
lit.cfg.py Introduce llvm-install-name-tool 2019-11-19 23:42:37 -08:00
lit.site.cfg.py.in
TestRunner.sh