Daniel Sanders 449f9b4224 [mips][msa] Fix invalid generated code when lowering FrameIndex involving unaligned offsets. ... Summary: The MSA ld.[bhwd] and st.[bhwd] instructions scale the immediate by the element size before use as an offset. The offset must therefore be a multiple of the element size to be valid in these instructions. However, an unaligned base address is valid in MSA. This commit causes the compiler to emit valid code when the calculated offset is not a multiple of the element size by accounting for the offset using addiu and using a zero offset in the load/store. Depends on D2338 Reviewers: matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D2339 llvm-svn: 196777		2013-12-09 12:47:12 +00:00
..
Analysis
Assembler
Bindings
Bitcode	Fixed CRLF	2013-12-08 12:16:20 +00:00
BugPoint
CodeGen	[mips][msa] Fix invalid generated code when lowering FrameIndex involving unaligned offsets.	2013-12-09 12:47:12 +00:00
DebugInfo
ExecutionEngine
Feature
FileCheck
Instrumentation
Integer
JitListener
Linker
LTO
MC	Method parseSetAssignment treats every operand with '$' sign as register and the parsing is directed to set alias for register. This will result in errors reported when expressions containing label references are parsed(for example long jumps)	2013-12-09 11:03:25 +00:00
Object
Other
TableGen
tools
Transforms	Revert 196544 due to internal bot failures.	2013-12-08 20:28:33 +00:00
Unit
Verifier
YAMLParser
.clang-format
CMakeLists.txt
lit.cfg
lit.site.cfg.in
Makefile
Makefile.tests
TestRunner.sh