RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-20 02:34:48 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/lib/Target
History
Misha Brukman f343fb82d0 Added MOVR (move int reg on register condition), aka comparison with zero. 
None of these instructions are actually used in the Sparc backend, so no changes
were required in the instruction selector.

llvm-svn: 6549
2003-06-02 21:16:54 +00:00
..
Sparc
Added MOVR (move int reg on register condition), aka comparison with zero.
2003-06-02 21:16:54 +00:00
X86
Eliminated a compiler warning due to casting to a different-sized datatype.
2003-06-02 04:13:58 +00:00
Makefile
X86 target builds fine now
2002-11-20 20:17:03 +00:00
MRegisterInfo.cpp
Capture more information in ctor
2002-12-28 20:34:18 +00:00
Target.td
Added the target-independent part of TableGen data.
2003-05-29 18:48:17 +00:00
TargetData.cpp
Minor cleanups
2003-06-02 05:21:06 +00:00
TargetInstrInfo.cpp
Rename MachineInstrInfo -> TargetInstrInfo
2003-01-14 22:00:31 +00:00
TargetMachine.cpp
The promotion rules are the same for all targets, they are set by the C standard.
2003-04-26 19:47:36 +00:00
TargetSchedInfo.cpp
More renamings of Target/Machine*Info to Target/Target*Info
2002-12-29 03:13:05 +00:00