RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-01 07:11:45 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/test/CodeGen
History
David Zarzycki 67e76cc404 [X86] Make memcmp vector lowering handle arbitrary expansions 
Teach combineVectorSizedSetCCEquality() to handle arbitrary memcmp
expansions but do not change any default policy for now.

This also fixes a bug in the memcmp expansion itself when large
displacements are needed.

https://reviews.llvm.org/D69507
2019-10-30 09:12:57 +02:00
..
AArch64
[SVE][AArch64] Adding pattern matching for some SVE instructions.
2019-10-29 13:17:30 -04:00
AMDGPU
AMDGPU/GlobalISel: Legalize FDIV32
2019-10-29 17:18:06 -07:00
ARC
…
ARM
Convert files added in d157a9bc8ba1 to unix line endings.
2019-10-28 14:39:45 -04:00
AVR
…
BPF
[BPF] fix a CO-RE issue with -mattr=+alu32
2019-10-25 14:27:25 -07:00
Generic
Reapply r374743 with a fix for the ocaml binding
2019-10-14 16:15:14 +00:00
Hexagon
[Hexagon] Handle remaining registers in getRegisterByName()
2019-10-29 08:56:01 -05:00
Inputs
…
Lanai
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
Mips
[MIPS GlobalISel] Select MSA vector generic and builtin fsqrt
2019-10-25 14:45:14 +02:00
MIR
[BranchFolding] skip debug instr to avoid code change
2019-10-29 11:45:38 +00:00
MSP430
[TargetLowering][DAGCombine][MSP430] add/use hook for Shift Amount Threshold (1/2)
2019-10-19 16:57:02 +00:00
NVPTX
[NVPTX] Added llvm.nvvm.mma.m8n8k4.* intrinsics
2019-10-28 13:55:30 -07:00
PowerPC
[X86] Make memcmp vector lowering handle arbitrary expansions
2019-10-30 09:12:57 +02:00
RISCV
[RISCV] Remove RA from reserved register to use as callee saved register
2019-10-29 11:32:16 +08:00
SPARC
…
SystemZ
[FPEnv] Strict FP tests should use the requisite function attributes.
2019-10-04 17:03:46 +00:00
Thumb
(Re)generate various tests. NFC
2019-10-08 16:16:26 +00:00
Thumb2
[InstCombine] Known-bits optimization for ARM MVE VADC.
2019-10-24 16:33:13 +01:00
WebAssembly
[SDAG] fold insert_vector_elt with undef index
2019-10-27 15:28:43 -04:00
WinCFGuard
Add Windows Control Flow Guard checks (/guard:cf).
2019-10-28 15:19:39 +00:00
WinEH
[Windows] Replace TrapUnreachable with an int3 insertion pass
2019-09-09 23:04:25 +00:00
X86
[X86] Make memcmp vector lowering handle arbitrary expansions
2019-10-30 09:12:57 +02:00
XCore
…