mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-08 20:30:50 +00:00
7014e3d50f
Adds code generation support for dcbtst (data cache prefetch for write) and icbt (instruction cache prefetch for read - Book E cores only). We still end up with a 'cannot select' error for the non-supported prefetch intrinsic forms. This will be fixed in a later commit. Fixes PR20692. llvm-svn: 216339 |
||
---|---|---|
.. | ||
AArch64 | ||
ARM | ||
Mips | ||
PowerPC | ||
Sparc | ||
SystemZ | ||
X86 | ||
XCore |